1 / 8

CMOS CLOCK-RELATED CIRCUIT DESIGN

CMOS CLOCK-RELATED CIRCUIT DESIGN. Integrated Circuits Spring 2001 Dept. of ECE University of Seoul. Non-Overlapping 2-Phase Clocks 1.  Using sequential circuits (e.g. counters) & some logics, f 1 & f 2 can be generated from f 0 .   for Accurate Control of Timing Schemes

kirkan
Download Presentation

CMOS CLOCK-RELATED CIRCUIT DESIGN

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CMOS CLOCK-RELATED CIRCUIT DESIGN Integrated Circuits Spring 2001 Dept. of ECE University of Seoul

  2. Non-Overlapping 2-Phase Clocks 1 •  Using sequential circuits (e.g. counters) & some logics, • f1 & f2 can be generated from f0. •   for Accurate Control of Timing Schemes •   for High-Speed Clocks

  3. Non-Overlapping 2-Phase Clocks 2

  4. Clock Signal Distribution

  5. Driving Large Load Capacitance 1 •  Method 1 : Single Buffer  Method 2 : Cascade of Buffers Better Choice How Many Stages & Scaling?

  6. Driving Large Load Capacitance 2 •  Inverter Delay 1  Inverter Delay 2  Inverter Delay 3

  7. Driving Large Load Capacitance 3 •  Chain of Inverters

  8. Driving Large Load Capacitance 4 •  In order to Achieve Minimum Delay •  For Example, Cd=0  a=e=2.718 •  For Example, Cd=5fF, Cg=10fF, CL=50pF •  7 inverters to be cascaded w/ increasing size scaling of 3.18

More Related