1 / 72

Phase-Locked Loop

Phase-Locked Loop. Phase-Locked Loop in RF Receiver. Antenna. BPF1. LNA. BPF2. Mixer. BPF3. IF Amp. Demodulator. RF front end. LO. VCO. Ref. PD. Loop Filter. Phase-Locked Loop. 1/N. Functional Blocks in PLL. Phase detector (PD): find difference between phases of two signals

Download Presentation

Phase-Locked Loop

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Phase-Locked Loop

  2. Phase-Locked Loop in RF Receiver Antenna BPF1 LNA BPF2 Mixer BPF3 IF Amp Demodulator RF front end LO VCO Ref. PD Loop Filter Phase-Locked Loop 1/N

  3. Functional Blocks in PLL • Phase detector (PD): find difference between phases of two signals • Loop filter: provide appropriate control voltage for the voltage-controlled oscillator (VCO) • VCO: generate signals with phase determined by the control voltage • Divide-by-N: LO phase changes N times faster than Ref phase VCO Ref LO PD Loop Filter Phase-Locked Loop 1/N

  4. Design Issues • Tracking behavior • Noise performance • Jitter characteristics • Jitter tolerance • Jitter transfer • Jitter generation • Power consumption

  5. System Modeling • vRef: input reference signal • vLO: local oscillator (LO) output signal • vd: detector output • F(s): transfer function of loop filter • vC: control voltage for VCO VCO vd vC vRef PD F(s) vLO

  6. System Modeling • Phase signals contain information • qRef: phase of reference signal • qLO: phase of local oscillator (LO) signal • qe: phase difference between qRef and qLO qRef VCO Kdqe vRef PD F(s) vLO qLO

  7. Jump in Phase

  8. Ramp in Phase

  9. Ramp in Phase

  10. Phase Detector • Vd=Kdqe=Kd(qREF – qLO) • Kd: gain of phase detector qREF+ qe vd Kd - qLO

  11. Loop Filter • VC(s) = F(s) Vd(s) • Low-pass filter • Extract phase error • Remove high frequency noises • Passive filter for integrated PLL • Active filter for discrete component PLL vd vC F(s)

  12. Passive Lag Filter R1 + + R2 vd vC C – – • Lag filter: pole magnitude smaller than zero • Passive components: high linearity, gain < 1

  13. Active Lag Filter R1 C1 R2 C2 + + – vd vC + – – • Can adjust pole and zero locations • Can have gain • Op amp limitations

  14. Active Proportional-Integral (PI) Filter R1 R2 C + + – vd vC + – – • Large open loop gain at low frequency • Op amp limitations • Linearity • Noise • Open loop gain

  15. Voltage-Controlled Oscillator • KVCO: gain of VCO vC qLO + KVCO 1/s + w0

  16. Transfer Function of PLL • Open-loop transfer function from qe to qLO w0 + qREF+ qe vd vC qLO + Kd F(s) KVCO 1/s - qLO

  17. Transfer Function of PLL • Closed-loop transfer function from qREF to qLO w0 + qREF+ qe vd vC qLO + Kd F(s) KVCO 1/s - qLO

  18. Transfer Function from qREF to qe • Closed-loop transfer function w0 + qREF+ qe vd vC qLO + Kd F(s) KVCO 1/s - qLO

  19. Other TF of Interest • Noise in control voltage vCn + qREF+ qe vd vC qLO + Kd F(s) KVCO 1/s - qLO

  20. Other TF of Interest • Phase noise of VCO qn + qREF+ qe vd vC qLO + Kd F(s) KVCO 1/s - qLO

  21. Transfer Functions for Different Loop Filters • Passive lag filter • Active lag filter • Active PI filter

  22. Normalizing Transfer Function • Normalized denominator • Passive lag filter • Active lag filter • Active PI Filter

  23. Normalized Transfer Function • Passive lag filter • Active lag filter • Active PI Filter

  24. Normalized Transfer Function • Passive lag filter • Active lag filter

  25. Frequency Response of H(s)

  26. Frequency Response of He(s)

  27. Step Response of PLL • Phase step • Phase Error • Steady state error (final value theorem)

  28. Step Response

  29. Ramp Response of PLL • Phase ramp • Phase Error • Steady state error (final value theorem)

  30. Ramp Response

  31. General Steady State Error in Ramp Response • High loop gain • Low loop gain

  32. Stability of PLL • Criterion for stability • Closed-loop pole at left half plane • Sufficient phase margin • Control of pole location • Open loop gain • Open loop zero • Check root locus

  33. Root Locus Method • Closed-loop TF • Closed-loop poles make • K=0, open-loop poles • K infinity, open-loop zeros or infinity

  34. Root Locus for Passive Lag Filter

  35. Root Locus for Active Lag Filter

  36. Root Locus for Active PI Filter

  37. Root Locus for 1st-Order LP Filter

  38. Effects of Parasitics

  39. Effects of Zero

  40. Phase Noise and Jitter • Phase noise • Fluctuation in phase • Frequency domain • Discussed in RF circuits • Jitter • Error in clock edge (period) • Time domain • Significant in communications circuits • Two concepts • Related to each other • Exact relationship not clear

  41. Jitter Measurements Agilent, “Understanding Jitter and Wander Measurements and Standards.”

  42. Jitter Tolerance • Ability of a PLL to operate with jitter • Applied to its reference • Various magnitudes • Different frequencies • Usually specified using an input jitter mask • Jitter magnitude and corner frequencies • BER requirement • Various for standards

  43. PLL in Clock and Data Recovery 0 1 0 0 1 0 1 0 1 Ideal signal Distorted signal 0 1 0 0 X 1 0 1 0 Ideal clock 0 1 0 0 1 0 1 0 Recovered clock

  44. Jitter Tolerance Mask

  45. Jitter Tolerance Measurement

  46. Jitter Tolerance Measurement

  47. Jitter Tolerance Measurement • Error at corner frequency • Insufficient clock recovery bandwidth • Incorrect mask used

  48. Jitter Tolerance Measurement Tolerance margin • Excessive jitter tolerance margin

  49. Jitter Tolerance Measurement • Occasional fail at specific frequencies • Need extra settling time after jitter amplitude change • Repeating with additional settling time • Spot measurement

  50. Jitter Tolerance Measurement • Limited clock recovery bandwidth • Eye-width alignment noise

More Related