1 / 10

Novel BCD Adders and Their Reversible Logic Implementation for IEEE754r Format

Novel BCD Adders and Their Reversible Logic Implementation for IEEE754r Format.

paco
Download Presentation

Novel BCD Adders and Their Reversible Logic Implementation for IEEE754r Format

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Novel BCD Adders and Their Reversible Logic Implementation for IEEE754r Format Thapliyal, H. Kotiyal, S. Srinivas, M.B, “Novel BCD adders and their reversible logic implementation for IEEE 754r format,”19th International Conference on VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design, Jan, 2006. Advisor : Dr . Shu-Chung Yi Author : Shi-Xun Chang

  2. Outline Introduction Conventional BCD Adder Proposed Carry Skip Adder Reversible Logic Implementation of BCD Adders Reversible Logic Implementation of Conventional BCD Adder Reversible Logic Implementation of Carry Skip BCD Adder Conclusions

  3. Introduction IEEE 754r is the onging revision to the IEEE 754 floating point standard and a major enhancement to the standard is the addition of decimal format .

  4. Conventional BCD Adder

  5. Proposed Carry Skip Adder The first full adder block consisting of 4 full adders can generate the output carry “Cout” instantaneously , depending on the input signal and Cin , without waiting for the carry to be propagated in the ripple carry fashing .

  6. Reversible Logic Implementation of BCD Adders TSG Gate: The TSG gate can implement all Boolean functions. TS-3 Gate:

  7. Reversible Logic Implementation of Conventional BCD Adder Using TSG gates uses only 11 reversible gates and produces only 22 garbage outputs.

  8. Reversible Logic Implementation of Carry Skip BCD Adder The three Fredkins in the middle of Figure are used to perform the AND4 operation.The single FG in the right side of Figure performs the AND-OR function.

  9. Conclusions

  10. Thanks for your attention !

More Related