1 / 8

Weekly Project Update WODY Group Class Project

Weekly Project Update WODY Group Class Project. Fall 2000 ECE 6276. ISA for Motion Compensation. For non-parallel instructions, op code is five bits First bit is always zero for non-parallel operations If second and third bits are “00”, then the instruction is either a load or store

suchi
Download Presentation

Weekly Project Update WODY Group Class Project

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Weekly Project UpdateWODY GroupClass Project Fall 2000 ECE 6276

  2. ISA for Motion Compensation • For non-parallel instructions, op code is five bits • First bit is always zero for non-parallel operations • If second and third bits are “00”, then the instruction is either a load or store • If second and third bits are “01”, then the instruction is a branch • If second bit is “1”, then the instruction is an ALU operation • Remaining bits determines which type of functional instruction

  3. ISA for Motion Compensation • For parallel instructions, op code is three bits • First bit is always one for parallel operations • Remaining bits determines which type of functional instruction

  4. ISA for Motion Compensation • Example

  5. ISA for VLD, inverse zig-zag, inverse quantization • After examination of code, determined no need for embedded parallelism in ISA. • Based on DLX formatting • Three type of instructions • R-type • I-type • J-type

  6. ISA for Inverse DCT • For non-parallel instruction, op code is six bits • First bit always one for non-parallel instructions • Next two bits specify which function unit • “00” – Add/Sub • “01” – Multiply • “10” – ALU (Load, store, branch, jump) • “11” – Shift • Fourth bit specifies if immediate type of instructionor a similar, alternate instruction • Remaining bits specify type of operation byfunction unit

  7. ISA for Inverse DCT • For parallel instructions, op code is six bits • First bit is always one for parallel operations • Remaining bits determines which type of functional instruction

  8. ISA for Inverse DCT • Example

More Related