1 / 8

VLSI Design Optimization: Achieving High Efficiency and Lowering Power Consumption

Explore advanced VLSI design strategies in this course, featuring optimized floorplans, routing techniques, and more to enhance performance and reduce power consumption. Study the results achieved in Phase 4 by Robert Mars and expected differences, with a focus on various aspects such as frequency, power, timing, and leakage.

sancho
Download Presentation

VLSI Design Optimization: Achieving High Efficiency and Lowering Power Consumption

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design Courseandcontest Resultsof Phase 4 Robert Mars

  2. ExpectedDifferences • frequency ↓ due towiredelay • power ↑ due towirecapacitance • ConsideredFloorplanoptimizations: • Aspect Ratio • Utilization

  3. Aspect Ratio

  4. Utilization

  5. Further Optimization • Routing: • Optimize Via • OptimizeWire • Timing Driven 5 • Optimize Design • Timing Effort High • Leakage Power Effort High • Dynamic Power Effort High

  6. Results

  7. Thank you for your attention

  8. Pads 99,77% power consumptionby pads!

More Related