1 / 19

Etching of High K Gate Dielectric and Gate Metal Electrode Candidates

Original Authors: S. K. Han, G. P. Heuss, H. Zhong, v. Misra, and C.M. Osburn Class Presentation by: Joseph Wu. Etching of High K Gate Dielectric and Gate Metal Electrode Candidates. Outline. Background/ terminology Experiment setup Etching recipe for metal gate electrode

marli
Download Presentation

Etching of High K Gate Dielectric and Gate Metal Electrode Candidates

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Original Authors: S. K. Han, G. P. Heuss, H. Zhong, v. Misra, and C.M. Osburn Class Presentation by: Joseph Wu Etching of High K Gate Dielectric and Gate Metal Electrode Candidates

  2. Outline • Background/ terminology • Experiment setup • Etching recipe for metal gate electrode • Pt and TaN wet etching • RuO2 and Ru etching • Etching recipe for High K gate dielectrics • Conclusion

  3. Background • CMOS trend : smaller chips and more functionalities => shorter channel length and thinner gate oxide => problems encountered • Problems with ultra-thin polysilicon and SiO2 – polysilicon depletion – Current leakage through gate oxide – Degradation and breakdown of gate oxide – Dopant penetration through gate oxide • Possible solution : metal gate and high k dielectrics

  4. The MOS Transistor • MOSFET : Metal-Oxide-Semiconductor Field Effect Transistor which is used for switch and amplification in electronics. • NMOS : a MOSFET with n-type source and drain • PMOS : a MOSFET with p-type source and drain Ref: http://web.cs.mun.ca/~paul/transistors/node1.html

  5. Terminology • PVD - Physical vapor deposition • MBE - Molecular bean epitaxy • RTCVD - Rapid thermal CVD • RPECVD – Remote plasma enhenced CVD • MOCVD – Metalorganic CVD • BOE – Buffer oxide etchants • Hf – Hafnium • Zr – Zirconium • La – Lanthanum • Y - Yttrium • Ta - Tantalum

  6. Experimental • Two different RIEs • 100TP (324 cm2) from SEMI GROUP • SLR720 (248 cm2) from PLASMA THERM • Parallel electrodes • 13.56 Hz radio frequency power

  7. MBE RHEED: reflection high energy electron diffraction Kingetsu, Toshiki Surface and technology of Advance Materials 2 (2001) 331-347

  8. PVD • The process involves striking a high current, low voltage electric arc directly on the target material to produce an instantaneous ionization of the metal. • These metal ions are propelled at high energies into the vacuum through either an inert or reactive gas and is subsequently deposited onto the substrate of interest. • E.g. sputtering

  9. PVD - Sputtering Ref: http://personal.cityu.edu.hk/~appkchu/AP4120/7.PDF

  10. Metal Gate Etching

  11. Pt and TaN Wet Etching • Limited photoresist stability and adhesion to the substrate => rebake the photoresist at 115 oC for every 5 minutes for Pt and 10 minutes for TaN • Pt oxide layer inhibit etching => Ar+ ion milling performed at 80 Watts, 20 sccm at 60 mtorr for 3 minutes • Nitrogen content in TaN influences resistivity and etching rate => require further research

  12. RuO2 and Ru Etching • Use RIE and O2 plasma • O2 plasma has poor selectivity to the photoresist => add 2.5% CHF3 • Achieve Ru etching rate to 5nm/min => add a few percent of Cl2

  13. MOCVD Machida H. et. al. Journal of Crystal Growth 237-239 (2002) 586-590

  14. RTCVD http://personal.cityu.edu.hk/~appkchu/AP4120/7.PDF

  15. http://uigelz.ece.uiuc.edu/Projects/RPCVD/rpcvd.html

  16. JVD Ref: T.P. Ma. Applied Surface Science 117/118 (1997) 259-267

  17. Etching of High-K Dielectrics • Factors influence etching characteristics • Material • Deposition system • Substrate pretreatment • Post deposition anneal conditions

  18. High K Gate Dielectrics

  19. Conclusion • Need for exploring new materials for the metal gate and high k dielectrics • Different reactors are shown • Etching recipe provided for advanced CMOS technology

More Related