1 / 24

Compact Modeling for Symmetric and Asymmetric Double Gate MOSFETs

MOSIS. Compact Modeling for Symmetric and Asymmetric Double Gate MOSFETs. Henok Abebe The MOSIS Service USC Viterbi School of Engineering Information Sciences Institute Collaborators Ellis Cumberbatch and Hedley Morris: CGU School of Mathematical Sciences, USA Vance Tyree:

jon
Download Presentation

Compact Modeling for Symmetric and Asymmetric Double Gate MOSFETs

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. MOSIS Compact Modeling for Symmetric and Asymmetric Double Gate MOSFETs Henok Abebe The MOSIS Service USC Viterbi School of Engineering Information Sciences Institute Collaborators Ellis Cumberbatch and Hedley Morris: CGU School of Mathematical Sciences, USA Vance Tyree: USC/ISI MOSIS, USA Shigeyasu Uno: Nagoya University, Department of Electrical and Computer Engineering, Japan 1st International MOS-AK Meeting, co-located with CMC Meeting and IEDM Conference, Dec.13 2008, San Francisco, CA

  2. MOSIS Outline • 1-D symmetric undoped DG MOSFET modeling. • 2-D asymmetric and lightly doped DG MOSFET modeling. • Mid-section electrostatic potential approximation. • Long channel mobile charge and current models for asymmetric DG MOSFET. • Preliminary simulation results and comparison with numerical 2-D data.

  3. MOSIS 1-D symmetric undoped DG MOSFET modeling • Undoped and symmetric. • Relatively small silicon thickness (eg. tsi=5nm). • Two gate voltages are taken to be the same. • Thin gate oxide (eg. tox=1.5nm).

  4. MOSIS Boundary conditions 1-D symmetric DG(continued) • Poisson equation

  5. MOSIS 1-D symmetric DG(continued) • Exact solution using the first two boundary conditions: • Surface potential:

  6. MOSIS 1-D symmetric DG(continued) • Interface boundary condition equation for β:

  7. MOSIS 1-D symmetric DG(continued) • Total mobile charge per unit gate area: • Channel current:

  8. MOSIS Summary of the 1-D symmetric DG MOSFET • For charge and current calculations, equation needs solving at source and drain only. • Have efficient iteration algorithm to solve for • Results are very accurate (see WCM proceedings Vol. 3, pp. 849,  June 1-5, (2008), Boston)

  9. MOSIS 2-D asymmetric and doped DG MOSFET modeling Scaling

  10. MOSIS 2-D asymmetric (continued) Parabolic potential approximation:

  11. MOSIS 2-D asymmetric (continued) Boundary conditions:

  12. MOSIS 2-D asymmetric (continued) Surface potentials: Explicit solutions can be calculated for wsf and wsb.

  13. MOSIS Mid-section electrostatic potential approximation Long channel approximation:

  14. MOSIS Mid-section (continued)

  15. MOSIS Long channel mobile charge and current models for asymmetric DG MOSFET Total mobile charge per unit gate area: Channel current:

  16. MOSIS Preliminary simulation results and comparison with numerical 2-D data Mid-section potential versus relative gate voltage and relative surface potential with 5nm silicon thickness (lightly doped asymmetric DG MOSFET)

  17. MOSIS Preliminary simulation (continued) Mid-section potential versus relative gate voltage and silicon thickness with 1.5nm oxide thickness (lightly doped symmetric DG MOSFET)

  18. MOSIS Preliminary simulation (continued) Channel current and output conductance versus source-drain voltage with 5nm silicon and 1.5nm oxide thicknesses (lightly doped symmetric DG MOSFET)

  19. MOSIS Preliminary simulation (continued) Channel current and tansconductance versus gate voltage with 5nm silicon and 1.5nm oxide thicknesses (lightly doped symmetric DG MOSFET)

  20. MOSIS Preliminary simulation (continued) Channel current and output conductance versus source-drain voltage with 5nm silicon and 1.5nm oxide thicknesses (lightly doped symmetric DG MOSFET)

  21. MOSIS Preliminary simulation (continued) Channel current and tansconductance versus gate voltage with 5nm silicon and 1.5nm oxide thicknesses (lightly doped symmetric DG MOSFET)

  22. MOSIS Preliminary simulation (continued) Channel current and output conductance versus source-drain voltage with 5nm silicon and 1.5nm oxide thicknesses (lightly doped symmetric DG MOSFET)

  23. MOSIS Preliminary simulation (continued) Channel current and tansconductance versus gate voltage with 5nm silicon and 1.5nm oxide thicknesses (lightly doped symmetric DG MOSFET)

  24. MOSIS University of Southern California (USC) Viterbi School of Engineering Information Sciences Institute (ISI) The MOSIS Service Marina del Rey, California

More Related