1 / 23

TRBnet for the CBM MVD-Prototype

TRBnet for the CBM MVD-Prototype. Borislav Milanović. In cooperation with: J. Michel, M. Deveaux, S. Seddiki, M. Traxler, S. Youcef, C. Schrader, I. Fröhlich, C. Müntz. Overview. 1/22. Overview. TRBnet@HADES. 2/22. HADES. TRBnet@HADES – Specifications. 3/22.

hasana
Download Presentation

TRBnet for the CBM MVD-Prototype

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. TRBnet for the CBM MVD-Prototype Borislav Milanović In cooperation with: J. Michel, M. Deveaux, S. Seddiki, M. Traxler, S. Youcef, C. Schrader, I. Fröhlich, C. Müntz

  2. Overview 1/22 Overview

  3. TRBnet@HADES 2/22 HADES

  4. TRBnet@HADES – Specifications 3/22 HADES Specifications • 80 000 data channels • 520 PCBs / 550 FPGAs • 6 Detector Systems • Au Au: • 20 kHz trigger rate (105 collision rate) • 200 particles/event • 200 MByte/s

  5. TRBnet@HADES – Explanation 4/22 TRBnet ? • Protocol • HADES and FAIR • DAQ • FPGA + Optical Links • Network • Unified Bus • Secure Transmission

  6. TRBnet@HADES – Network 5/22 TRBnet@HADES 2 x 372 x 12 x 30 x 3 x • 20  2 GBit/s 6 x 9 x 24 x 2 x 4 x - Jan Michel, „Status of the HADES Upgrade“ -

  7. TRBnet Key Features 6/22 TRBnet

  8. TRBnet Key Features – Architecture 7/22 Architecture Detector n Detector 2 ... Detector 1 Optical Network Data Processing Trigger System Slow Control

  9. TRBnet Key Features – Dataflow 8/22 Dataflow Detector n Detector 2 ... Detector 1 Optical Network Data Processing Trigger System Slow Control Max. 3 μs latency

  10. TRBnet Key Features – Specifications 9/22 TRBnet Specifications • Four prioritized virtual Channels • Layers • Unique IDs • CRC checksum CRC 5 x 16bit addr1 addr2 addr3

  11. TRBnet Key Features – Channels 10/22 TRBnet Specifications • Channel switching after each data packet 1 Optical Link

  12. TRBnet Key Features – Facts 11/22 TRBnet Facts • 80 bit/packet, 64 bit payload • Overhead 16 bit! • Error detection • No inconsistent data through transport • Secure Transfers • All boards answer each transfer • Independent on underlying System/Data • TRBnet reduces net-bandwidth to 63% • E.g. Optical Link 3 Gbit/s 2Gbit/s

  13. MVD Requirements 12/22 CBM

  14. MVD Requirements – Geometry 13/22 MVD MAPS

  15. MVD Requirements – Station 1 simulation 14/22 1 prototype Station 1 Simulation • Au Au @ 25GeV • 5105 collision rate • Tint = 10 μs • approx. 7 GByte/s Data Rate per Sensor [MByte/s] - Sélim Seddiki, „MVD DAQ Prototype“ -

  16. MVD Requirements – Prototype 15/22 • MimoSIS-1 • M26 high-res. inspired • 3 cm2 MVD Prototype =  4  5 = • MVD Module: • 2-sided, 0,37 between sensors: 2 x 50 µm Si, 300 µm CVD-Diam., 2 x 35 µm Glue → 350 µm Siequ, (0.37 % X0), Ø 359 µm Siequ , (0.383 % X0) • 5 sensors / module • 500 µm overlap of opposite sensors (pitch: ~ 20 µm) • 9 cm2 - Christian Müntz -

  17. MVD Requirements – Datarate 16/22 Comparison • Main challenge: • 40 Gbit/s • Self-Triggering Trigger Particles Datarate

  18. Evaluation and Future Actions 17/22 Evaluation

  19. Evaluation and Future Actions – Readout 18/22 Scheme 2 Gbit/s effective* *Bandwidth depends on the FPGA frequency FPGA 5 MAPS ... TRBnetHUB ... FPGA ... 40 Gbit/s MVD-Prototype TRBnet => 25 optical links

  20. Evaluation and Future Actions – Readout 19/22 Scheme 2 Gbit/s effective* *Bandwidth depends on the FPGA frequency ROC FPGA 5 MAPS ... ? TRBnetHUB ... 8b10b + twisted pair copper FPGA ... 40 Gbit/s MVD-Prototype TRBnet => 25 optical links

  21. Evaluation and Future Actions – First steps 20/22 First Steps data • MAPS Addon Board with PEXOR Card • First TRBnet implementation for MAPS • TRBnet Hubs • Datarate simulation 1 MAPS PC

  22. Evaluation and Future Actions – Summary 21/22 Summary • TRBnet is ideally suited for the first MVD prototype simulations • Already implemented • Highly modular (written in VHDL) • Various configurations • Low latency (3 μs), decent bandwidth (63 %) • Extensible - new designs, larger data buffers • Tested on XILINX and Lattice FPGAs @ HADES • up to 100 MHz, 16bit data format • First steps towards the ROC

  23. References 22/22 References • J. Michel, „Development of a Realtime Network Protocol for HADES and FAIR Experiments“ • J. Michel, „Status of the HADES Upgrade“ • I. Fröhlich, „The Readout of the CBM MVD“ • M. Deveaux, „Status of the Micro Vertex Detector of the CBM Experiment“ • S. Seddiki, „MVD DAQ Prototype“ Thank You!

More Related