1 / 6

60 likes | 218 Views

Final Exam Review. CSE 241 B.Ramamurthy. Place and Time. Date: 12/11/2013 Time: 8.00 – 11.00 AM Place: Cooke 121 Please bring Pencils, pens and erasers. Closed book exam. Topics. Chapter 4: HDL Models of combinational circuit: Gate level modeling and behavioral modeling: 164-181

Download Presentation
## Final Exam Review

**An Image/Link below is provided (as is) to download presentation**
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.
Content is provided to you AS IS for your information and personal use only.
Download presentation by click this link.
While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

**Final Exam Review**CSE 241 B.Ramamurthy B.Ramamurthy**Place and Time**• Date: 12/11/2013 • Time: 8.00 – 11.00 AM • Place: Cooke 121 • Please bring • Pencils, pens and erasers. • Closed book exam B.Ramamurthy**Topics**• Chapter 4: HDL Models of combinational circuit: Gate level modeling and behavioral modeling: 164-181 • Chapter 5: Sequential circuit analysis: pages 201-217 • Chapter 5: Synthesizable HDL models of sequential circuits: pages 217-220, p.229-231 • Chapter 5: Sequential circuit design: p.236-p.245 • All the homework problems B.Ramamurthy**How do I study? Help!**• Writing a test bench: pages 176-181, read every line of these pages, and understand Example 4.10 on p.181 • From state diagram to Verilog HDL simulation: see example on p.229, only state diagram based model and ONLY its test bench on the next page (p.230) • Analysis example: see figure 5.18, table 5.4, up to figure 5.19 on p.214 • Design example; p.238-241: figure 5.27, table 5.11, figure 5.28, figure 5.29 • Counter design: figure 5.32, table 5.14, figure 5.33, figure 5.34 B.Ramamurthy**Format & possible questions**• Sequential circuit analysis • Sequential circuit design • Counter design • Verilog HDL verification (means test bench included) of combinational circuits • Verilog HDL verification of sequential circuits B.Ramamurthy**Remember…**• Learn from the home works assigned • Find ways to efficiently answer questions • Find ways to not make silly mistakes • Create a mental checklist to make sure you have not missed anything important on the exam (like your name of the exam paper!) • Read the question paper and strategize on the order in which you will answer the questions • Come prepared: there is no substitute for hard work • Build up competencies and not deficiencies… • Good luck. B.Ramamurthy

More Related