Loading in 5 sec....

NAME: RIBADIYA RUPAL (130420107050) SUBJECT: BASIC ELECTRONICS PROJECT TITLE: Basic Logic GatesPowerPoint Presentation

NAME: RIBADIYA RUPAL (130420107050) SUBJECT: BASIC ELECTRONICS PROJECT TITLE: Basic Logic Gates

- By
**caden** - Follow User

- 208 Views
- Uploaded on

Download Presentation
## PowerPoint Slideshow about ' NAME: RIBADIYA RUPAL (130420107050) SUBJECT: BASIC ELECTRONICS PROJECT TITLE: Basic Logic Gates' - caden

**An Image/Link below is provided (as is) to download presentation**

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript

### NAME: RIBADIYA RUPAL (130420107050)SUBJECT: BASIC ELECTRONICSPROJECT TITLE: Basic Logic Gates

### BASIC LOGIC GETS & BESIC DIGITAL GESIGN

SARVAJANIC COLLAGE OF ENGINEERING & TECHNOLOGY

BASIC LOGIC GETES & BASIC DIGITAL DESIGN

- NOT, AND, and OR Gates
- NAND and NOR Gates
- DeMorgan’s Theorem
- Exclusive-OR (XOR) Gate
- Multiple-input Gates

NOT

- Y = ~X (Verilog)
- Y = !X (ABEL)
- Y = not X (VHDL)
- Y = X’
- Y = X
- Y = X (textook)
- not(Y,X) (Verilog)

OR

- X | Y (Verilog)
- X # Y (ABEL)
- X or Y (VHDL)
- X + Y (textbook)
- X V Y
- X U Y
- or(Z,X,Y) (Verilog)

BASIC LOGIC GATES & BASIC DIGITAL DESIGN

- NOT, AND, and OR Gates
- NAND and NOR Gates
- DeMorgan’s Theorem
- Exclusive-OR (XOR) Gate
- Multiple-input Gates

BASIC LOGIC GETES & BASIC DIGITAL DESIGN

- NOT, AND, and OR Gates
- NAND and NOR Gates
- DeMorgan’s Theorem
- Exclusive-OR (XOR) Gate
- Multiple-input Gates

NAND Gate

X

Z

X

Z

=

Y

Y

Z = ~(X & Y)

Z = ~X | ~Y

X Y W Z

0 0 0 1

0 1 0 1

1 0 0 1

1 1 1 0

X Y ~X ~Y Z

0 0 1 1 1

0 1 1 0 1

1 0 0 1 1

1 1 0 0 0

NOR Gate

X

X

Z

Z

Y

Y

Z = ~(X | Y)

Z = ~X & ~Y

X Y Z

0 0 1

0 1 0

1 0 0

1 1 0

X Y ~X ~Y Z

0 0 1 1 1

0 1 1 0 0

1 0 0 1 0

1 1 0 0 0

De Morgan’s Theorem

- NOT all variables
- Change & to | and | to &
- NOT the result
- --------------------------------------------
- ~X | ~Y = ~(~~X & ~~Y) = ~(X & Y)
- ~(X & Y) = ~~(~X | ~Y) = ~X | ~Y
- ~X & !Y = ~(~~X | ~~Y) = ~(X | Y)
- ~(X | Y) = ~~(~X & ~Y) = ~X & ~Y

BASIC LOGIC GETES & BASIC DIGITAL DESIGN

- NOT, AND, and OR Gates
- NAND and NOR Gates
- DeMorgan’s Theorem
- Exclusive-OR (XOR) Gate
- Multiple-input Gates

XOR

- X ^ Y (Verilog)
- X $ Y (ABEL)
- X @ Y
- xor(Z,X,Y) (Verilog)

XNOR

- X ~^ Y (Verilog)
- !(X $ Y) (ABEL)
- X @ Y
- xnor(Z,X,Y) (Verilog)

NOT, AND, and OR Getes

NAND and NOR Getes

DeMorgan’s Theorem

Exclusive-OR(XOR) Gete

Multiple input Getes

Multiple-input AND Gate

Z

1

Output is HIGH only if all inputs are HIGH

Z

1

An open input will float HIGH

Download Presentation

Connecting to Server..