cade
Uploaded by
8 SLIDES
297 VIEWS
80LIKES

Understanding Sequential Circuits and D Flip-Flops in VHDL

DESCRIPTION

This document introduces sequential circuits, highlighting their reliance on both current and past inputs. It explains the role of memory elements, particularly flip-flops, as the fundamental building blocks for storing information in these circuits. A D flip-flop, which retains its value with each clock cycle, is discussed in detail, including its state diagram and functionality. Additionally, an overview of T flip-flops is provided, explaining how they toggle states based on a control signal. The assessment methods reflect a balanced approach to evaluating both group and individual learning in this context.

1 / 8

Download Presentation

Understanding Sequential Circuits and D Flip-Flops in VHDL

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. SequentialCircuits (Introduction)

  2. Index IIntroduction II D flipflop IIIVHDL for a D flipflop IVT flipflop

  3. I. Introduction Asequentialcircuitisdependentonboththecurrent and thepast inputs of thesystem . In ordertorememberthehistory of the inputs, sequentialcircuitsmusthavememoryelements. Flip-flopsare thebasicmemoryelementsforstoringinformation. They are the fundamental building blocks of sequentialcircuits. A single flipflop can storeonlyone bit of information. In ordertosynchronizeallstatechangesitisrequired a clocksignal

  4. II. D Flip-flop Whentheclockiseither 0 or 1, theflipflopretainsitscurrentvalue Thesmalltriangleindicatesthattheflip-flopistriggeredbytherisingedge of theclock

  5. II. D Flip-flop StateDiagram Itportraysgraphicallytheoperation of theflip-flop

  6. III. VHDL for a D flip-flop

  7. IV. T Flip-flop When T isasserted (T = 1) theflipfloptoggles at each active edge of theclock and when T is de-asserted , theflipflopkeepsitscurrentstate.

  8. Continuousassessment Assessment takes into account: group work and individual learning - Problem-solving exercises  30 % - Group e-Portfolio  15 % - Applied project  20 % - Basic knowledge tests  25 % - Attitude and participation  10 % Group work Individual work

More Related