1 / 11

Advanced Digital Design with the VERILOG HDL

Advanced Digital Design with the VERILOG HDL. Introduction to Digital Design Methodology. Language-based Design Portable Independent of technology Allowing design teams to modify and re-use design HDL-based model Reduction in time for the design cycle Synthesized automatically

belizabeth
Download Presentation

Advanced Digital Design with the VERILOG HDL

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Advanced Digital Design with the VERILOG HDL

  2. Introductionto Digital Design Methodology • Language-based Design • Portable • Independent of technology • Allowing design teams to modify and re-use design • HDL-based model • Reduction in time for the design cycle • Synthesized automatically • The dominant design paradigm used by industry

  3. Design Methodology

  4. Design Specification • The specification document • Functionality • Timing • Silicon area • Power consumption • Testability • Fault coverage • Other criteria

  5. Design Partition • Configuration of interacting functional units • top-down design or hierarchical design • Design Entry • Composing a language-based description of the design and storing it in an electronic format in a computer • Behavioral modeling • Rapidly create a behavioral prototype of a design • Verify its functionality • Use a synthesis tool to optimize and map the design into a selected physical technology

  6. Simulation and Functional Verification • Test Plan Development • Testbench Development • Test Execution and Model Verification • Design Integration and Verification • This step in the design flow is crucial and must be executed thoroughly to ensure that the design that is being signed off for synthesis is correct

  7. Presynthesis Sign-Off • Sign-off occurs after all known functional errors have been eliminated • Gate-Level Synthesis and Technology Mapping • This step produces a netlist of standard cells or a database that will configure a target FPGA

  8. Postsynthesis Design Validation

  9. Postsynthesis Timing Verification • The circuit might have to be resynthesized or re-place and rerouted to meet specifications. • Transistor resizing • Architectural modifications/substitutions • Device substitution

  10. Test Generation and Fault simulation • A set of test vectors • Fault simulation questions whether the chips that come off the fabrication line can be tested to verify that they operate correctly • Placement and Routing • Involve inserting a clock tree into the layout • Skew-free

  11. Physical and Electrical Design Rule Checks • Parasitic Extraction • Design Sign-Off • After all of the design constraints have been satisfied and timing closure has been achieved

More Related