1 / 54

Chapter 11 VERILOG HDL

Chapter 11 VERILOG HDL

keaton-oneal
Download Presentation

Chapter 11 VERILOG HDL

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Chapter 11 VERILOG HDL Key terms and concepts: syntax and semantics  operators  hierarchy  procedures and assignments  timing controls and delay  tasks and functions  control statements  logic-gate modeling  modeling delay  altering parameters  other Verilog features: PLI History: Gateway Design Automation developed Verilog as a simulation language  Cadence purchased Gateway in 1989  Open Verilog International (OVI) was created to develop the Verilog language as an IEEE standard  Verilog LRM, IEEE Std 1364-1995  problems with a normative LRM

More Related