1 / 15

Verilog HDL (Behavioral Modeling)

Verilog HDL (Behavioral Modeling). Bilal Saqib. Behavioral Modeling. Structured Procedures. Procedural Blocks are constructed from the following components. Procedural Assignment Statements High-Level Constructs. Procedural Blocks. Procedural Assignments.

alexander-roth
Download Presentation

Verilog HDL (Behavioral Modeling)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Verilog HDL(Behavioral Modeling) BilalSaqib

  2. Behavioral Modeling

  3. Structured Procedures

  4. Procedural Blocks are constructed from the following components. • Procedural Assignment Statements • High-Level Constructs Procedural Blocks

  5. Procedural Assignments

  6. Execution of Procedural Blocks can be specified in different ways • Simple Delays: #<delay> • Specify delay before and after execution for a number of time steps. • Edge-Sensitive Controls: always @ (<edge><signal>) • Execution occurs only at a signal edge. Optional keywords “posedge” or “negedge” can be used to specify signal edge for execution. Procedural Execution Control

  7. NonBlocking v Blocking Assignments

  8. NonBlocking v Blocking Assignments

  9. Conditional Statements: if else

  10. Conditional Statements: case

  11. casex and casez

  12. Looping Statements: repeat

  13. Looping Statements: while

  14. Looping Statements: forever

  15. Looping Statements: for

More Related