1 / 52

Chapter 6 Function of Combination Logic - PowerPoint PPT Presentation

Chapter 6 Function of Combination Logic. 6-1 Bisic Adders. 6-2 Parallel Binary Adders. 6-3 Comparators. 6-4 Decoders. 6-5 Encoders. 6-6 Code Converters. Chapter 6 Function of Combination Logic. 6-7 Multiplesers. 6-8 Demultiplesers. 6-9 Parity Generators.

I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.

PowerPoint Slideshow about ' Chapter 6 Function of Combination Logic' - artie

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

• 6-3 Comparators

• 6-4 Decoders

• 6-5 Encoders

• 6-6 Code Converters

• 6-7 Multiplesers

• 6-8 Demultiplesers

• 6-9 Parity Generators

• 6-10 Troubleshooting

• 6-11 Programmable Logic Devices

• 6-12 Digital System Application

Logic Circuit

predigest

Truth Table

Cive the logic function

C= xy

S=x⊕y

C=xy

Truth Table

CO

CI

F and one OR gate.3

F2

F1

F0

CO

CO

CI

CI

CO

CO

CI

CI

B3

A3

B2

A2

B1

A1

B0

A0

C0 must be 0

Only after the carry propagates and ripples through all stages will the output S4 and carry C4 settle to their final correct value.

Carry Propagation

P stages will the output i = Ai⊕ Bi

Si = Pi⊕ Ci

Ci+1 = Gi + Pi Ci

Gi = Ai Bi

C stages will the output 0 = input carry

C1 = G0+ P0 C0

C2 = G1+ P1 C1 = G1+ P1(G0+ P0 C0 )

= G1+ P1 G0+ P1 P0 C0

C3 = G2+ P2 C2 = G2+ P2 G1+ P2 P1 G0 + P2 P1 P0 C0

Ci+1 = Gi + Pi Ci

F stages will the output 4⑽

F1⑷

F3⒀

F2⑴

CO4⑼

=1

=1

=1

=1

Y4

Y3

Y2

X4

X3

X2

X1

Y1

≥1

≥1

≥1

≥1

&

&

1

&

&

&

&

&

&

&

&

&

&

&

1

&

1

1

1

&

≥1

&

≥1

&

≥1

&

≥1

1

A4⑿

A3⒁

B3⒂

A2⑶

B2⑵

A1⑸

B1⑹

CI1⑺

B4⑾

A stages will the output 0

0

3

COMP

A1

P

A2

A3

FP＜Q

FP＝Q

FP＞Q

P＜Q

P＝Q

P＞Q

A＜B

A＝B

A＞B

B0

0

3

B1

Q

B2

B3

6-3 Comparators

Truth Table of 1 bit comparators

Truth Table of 4 bit comparators stages will the output

A stages will the output 0

0

3

COMP

A1

P

A2

A3

FP＜Q

FP＝Q

FP＞Q

P＜Q

P＝Q

P＞Q

A＜B

A＝B

A＞B

B0

0

3

B1

Q

B2

B3

( stages will the output A > B) = A3 B3 + x3 A2 B2 + x3 x2 A1 B1 + x3 x2 x1 A0 B0

(A < B) = A3 B3 + x3 A2 B2 + x3 x2 A1 B1 + x3 x2 x1 A0 B0

6-3 Comparators

if A ≠ B,

6-3 Comparators stages will the output

4-Bit Magnitude Comparator

& stages will the output

Y0

1

1

1

1

1

ST

&

Y1

&

Y2

A0

&

A1

Y3

6-4 Decoders

Y stages will the output 0

Y2

Y1

ST

Y3

BIN/OCT

0

1

2

3

1

2

A0

A1

EN

2-to-4-Line Decoder

Y stages will the output 3

Y1

Y2

Y0

ST

ST

Y1

Y3

Y0

Y2

3 2 1 0

3 2 1 0

BIN/OCT

BIN/OCT

1 2

EN

1 2

EN

1

A0

A1

A2

Decoders with enable inputs can be connected together to form a larger decoder circuit.

3-to-8-Line Decoder stages will the output

Y stages will the output 3

Y0

Y2

Y1

STB

STC

Y7

Y6

Y4

Y5

BIN/OCT

0

1

2

3

1

2

4

A0

A1

A2

4

5

6

7

&

STA

EN

3-to-8-Line Decoder

A stages will the output

B

C

D

VCC

&

&

&

&

1

1

1

1

9

8

7

6

5

4

3

2

1

0

1kW×9

6-5 Encoders

An encoder is a digital circuit that performs the inverse operation of a decoder.

3-to-8-Line Decoder

Y stages will the output S(15)

≥1

≥1

≥1

≥1

&

&

&

&

&

&

&

&

&

&

&

&

&

1

1

1

1

1

1

1

1

1

1

1

1

1

IN7(4)

IN0(10)

IN1(11)

IN3(13)

IN4(1)

IN5(2)

YEX(14)

IN2(12)

ST(5)

Y0(9)

Y1(7)

Y2(6)

IN6(3)

CT54/74148

IN stages will the output 3

IN6

IN5

ST

IN2

IN1

IN4

IN7

Y0

YEX

Y2

Y1

IN0

HPRI/BIN

0/Z10

1/Z11

2/Z12

3/Z13

4/Z14

5/Z15

6/Z16

7/Z17

10

11

12

13

14

15

16

17

≥1

YS

18

a

V18

ENa

1a

2a

3a

ST stages will the output

0 …… 7

8 …… 15

ST

0 1 2 3 4 5 6 7 EN

0 1 2 3 4 5 6 7 EN

HPRI/BIN

HPRI/BIN

YS

YS

Y2

Y0

Y1

Y2

YEX

Y0

Y0

YEX

YEX

Y1

Y2

Y1

Y3

&

&

&

&

Enlarge 8-3 line Encoder to 16-4 line Encoder

Output stages will the output S1 through S3 have equal propagation delay times.

6-6 Code Converters

A stages will the output n－1 … A1 A0

D0

D0

D1

D1

D2

D2

MUX

DMUX

D2n－1

D2n－1

6-7 Multiplexers

A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line.

Logic Diagram of 4-to-1-line Multiplexer

6-7 Multiplexers stages will the output

Logic Diagram of Quadruple 2-to-1-Line Multiplexer

Express of 2 stages will the output n to1 is

8 to1(CT54/74151) is

MUX stages will the output

ST

EN

A0

0

2

0

7

A1

G

A2

Y

D0

0

1

2

3

4

5

6

7

W

D1

D2

D3

D4

D5

D6

D7

Logic symbol of 8to1 Multiplexer

Truth Table of 8to1 Multiplexer

Step 3: Each data input will be stages will the output z , z , 1, or 0.

6-7 Multiplexers

Boolean Function Implementation

Method for implementing a Boolean function of n variables with a multiplexer that has n-1 selection inputs is as follows,

Step 1 : The first n-1 variables are connected to the selection inputs.

Step 2: The remaining single variable, denoted by z , is used for the data input.

A stages will the output 4

EN

2

1

A3

BIN/OCT

A2

A1

0 1 2 3

A0

D0

D7

D8

D15

D16

D23

D24

D31

EN

0 7

EN

0 7

EN

0 7

EN

0 7

MUX

MUX

MUX

MUX

0

2

0

7

0

2

0

7

0

2

0

7

0

2

0

7

G

G

G

G

Y

Y

Y

Y

≥1

Y

Enlarge 8to1 to 32 to1 Multiplexer

stages will the output

D0

D7

D8

D15

D16

D23

D24

D31

EN

0 7

EN

0 7

EN

0 7

EN

0 7

MUX

MUX

MUX

MUX

0

2

0

7

0

2

0

7

0

2

0

7

0

2

0

7

G

G

G

G

Y

Y

Y

Y

A0

A1

EN

0 1 2 3

A2

MUX

A3

0

1

0

3

G

A4

Y

Another method to Enlarge 8to1 to 32 to1 Multiplexer

A stages will the output

S2

B

S1

C

S0

6-8 Demultiplexers

Consider the Implementation of the Boolean Function

F( A,B,C,D) = ∑( 1,3,4,11,12,13,14,15 )

6-9 Parity Generators stages will the output

Modeling techniques:

Using procedural assignment statements with keyword always

Gate-level modeling

To design at the MOS transistor level

Using instantiation of primitive gates and user-defined modules

Dataflow modeling

Behavioral modeling

Using continuous assignment statements with keyword assign

Switch-level modeling

8 stages will the output other gates are declared as

and, nand, or, nor, xor, xnor, not, buf

6-9 Parity Generators

Gate-Level Modeling:

System assigns a four-valued logic set to each gate

Verilog recognizes 12 basic gates as predefined primitive.

4 primitive gates are of the three-state type.

12 basic gates

An unknown value is considered during simulation for the case when an input or output is ambiguous.

A high-impedance condition occurs in the output of three-state gates or if a wire is inadvertently left unconnected

6-9 Parity Generators

Truth table for and gate

For example:

6-9 Parity Generators case when an input or output is ambiguous.

Three State Gates:

Y case when an input or output is ambiguous.4

Y6

Y5

STC

Y3

Y7

Y1

STB

Y0

Y2

CP

BIN/OCT

0

1

2

3

1

2

4

A0

Q1

A1

A2

4

5

6

7

Q2

&

STA

EN

Q3

Q4

Z

6-10 Troubleshootings

A case when an input or output is ambiguous.3 A2 A1 A0

1

1

1

1

&

W0

W1

W2

W3

W4

W5

W6

W7

W8

W9

W10

W11

W12

W13

W14

W15

≥1

≥1

≥1

≥1

D3 D2 D1 D0

B case when an input or output is ambiguous.3 B2 B1 B0

1

1

1

1

&

W0

W1

W2

W3

W4

W5

W6

W7

W8

W9

W10

W11

W12

W13

W14

W15

≥1

≥1

≥1

≥1

G3 G2 G1 G0

Pass case when an input or output is ambiguous.

Stop

6-12 Digital System Application

Pass case when an input or output is ambiguous.

Stop

6-12 Digital System Application

Pass case when an input or output is ambiguous.

Stop

6-12 Digital System Application

6-12 Digital System Application case when an input or output is ambiguous.

RY

G

00 01 11 10

0 1