1 / 37

# ECE 331 – Digital System Design

Counters (Lecture #19). ECE 331 – Digital System Design. The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition , by Roth and Kinney, and were used with permission from Cengage Learning. Chapter 12: Sections 3 – 6.

## ECE 331 – Digital System Design

E N D

### Presentation Transcript

1. Counters (Lecture #19) ECE 331 – Digital System Design The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6th Edition, by Roth and Kinney, and were used with permission from Cengage Learning.

2. ECE 331 - Digital System Design Chapter 12: Sections 3 – 6 Material to be covered …

3. ECE 331 - Digital System Design Counters Shift register with inverted feedback A circuit that cycles through a fixed sequence of states is called a counter.

4. ECE 331 - Digital System Design 000 111 001 110 010 101 011 100 Binary Counters 3-bit Binary Counter

5. ECE 331 - Digital System Design Binary Counters: Design Create a state graph to count in the desired sequence. Create a state table from the state graph created in (1). We need one flip-flop per bit. Derive Karnaugh maps from the state table created in (2) and solve for the inputs to each flip-flop.

6. ECE 331 - Digital System Design Example: State Table (using T FF) Binary Counter

7. ECE 331 - Digital System Design Example: K-maps (for T FF) Binary Counter

8. ECE 331 - Digital System Design Example: Circuit Diagram (using T FF) Binary Counter

9. ECE 331 - Digital System Design Example: State Table (using D FF) Binary Counter

10. ECE 331 - Digital System Design Example: K-maps (for D FF) Binary Counter

11. ECE 331 - Digital System Design Example: Circuit Diagram (using D FF) Binary Counter

12. ECE 331 - Digital System Design Binary Up-Down Counter

13. ECE 331 - Digital System Design Binary Up-Down Counter

14. ECE 331 - Digital System Design Loadable Counter with Enable

15. ECE 331 - Digital System Design Loadable Counter with Enable

16. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (T FF)

17. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (T FF) We could derive TC , TB , and TA directly from the state table, but it is often more convenient to plot next-state maps showing C+, B+, and A+ as functions of C, B, and A, and then derive TC , TB , and TA from these maps.

18. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (T FF)

19. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (T FF)

20. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (T FF)

21. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (T FF) Although the original state table for the counter is not completely specified, the next states of states 001, 101, and 110 have been specified in the process of completing the circuit design

22. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (T FF) Given the present state of a T flip-flop (Q) and the desired next state (Q+), the T input must be a 1 whenever a change in state is required. Thus, T = 1 whenever Q+≠ Q. Excitation Table T = Q+ xor Q

23. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (D FF)

24. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (D FF) Characteristic Equation: Q+ = D

25. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (D FF)

26. ECE 331 - Digital System Design Example: 000 → 100 → 111 → 010 → 011 Counter Design (D FF) Although the original state table for the counter is not completely specified, the next states of states 001, 101, and 110 have been specified in the process of completing the circuit design

27. ECE 331 - Digital System Design Counter Design (SR FF) Example: 000 → 100 → 111 → 010 → 011 The procedures used to design a counter with S-R flip-flops are similar to the procedures for T flip-flops. However, instead of deriving an input equation for each D or T flip-flop, the S and R input equations must be derived for each S-R flip-flop.

28. ECE 331 - Digital System Design Counter Design (SR FF) Example: 000 → 100 → 111 → 010 → 011 Excitation Table

29. ECE 331 - Digital System Design Counter Design (SR FF) Example: 000 → 100 → 111 → 010 → 011

30. ECE 331 - Digital System Design Counter Design (SR FF) Example: 000 → 100 → 111 → 010 → 011

31. ECE 331 - Digital System Design Counter Design (SR FF) Example: 000 → 100 → 111 → 010 → 011

32. ECE 331 - Digital System Design Counter Design (JK FF) Example: 000 → 100 → 111 → 010 → 011 The procedures used to design a counter with JK flip-flops are similar to the procedures for T flip-flops. However, instead of deriving an input equation for each D or T flip-flop, the J and K input equations must be derived for each JK flip-flop.

33. ECE 331 - Digital System Design Counter Design (JK FF) Example: 000 → 100 → 111 → 010 → 011 Excitation Table

34. ECE 331 - Digital System Design Counter Design (JK FF) Example: 000 → 100 → 111 → 010 → 011

35. ECE 331 - Digital System Design Counter Design (JK FF) Example: 000 → 100 → 111 → 010 → 011

36. ECE 331 - Digital System Design Counter Design (JK FF) Example: 000 → 100 → 111 → 010 → 011

37. ECE 331 - Digital System Design Questions?

More Related