Decision directed joint tracking loop for carrier phase and symbol timing in qam
This presentation is the property of its rightful owner.
Sponsored Links
1 / 13

Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM PowerPoint PPT Presentation


  • 76 Views
  • Uploaded on
  • Presentation posted in: General

Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM. Project 2 ECE283 Fall 2004. Outline. System concept QAM signal source and receiver Decision-directed PLL Characterization Tools Submission. System Concept (1). Simplified 64-QAM communications system.

Download Presentation

Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript


Decision directed joint tracking loop for carrier phase and symbol timing in qam

Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM

Project 2

ECE283

Fall 2004


Outline

Outline

  • System concept

  • QAM signal source and receiver

  • Decision-directed PLL

  • Characterization

  • Tools

  • Submission


System concept 1

System Concept (1)

Simplified 64-QAM

communications system

64-QAM demodulated with

perfect phase and 2.5% phase lag


System concept 2

System Concept (2)

Receiver

Transmitter

QAM receiver system

QAM communication system


Qam signal source and receiver

QAM Signal Source and Receiver

QAM receiver

QAM transmitter


Decision directed pll

Decision-directed PLL

Decision-directed PLL system diagram


Complete system

Complete System


Pll output 1

PLL Output (1)

Phase locking performance with a random QAM waveform


Pll output 2

PLL Output (2)

Phase locking with 10% deviated frequency signal


Pll tuning

PLL Tuning

  • Modulation frequency

  • Number of waves per symbol

  • LPF

  • VCO and VCC

  • Symbol feedback delay


Characterization

Characterization

  • Waveforms

  • Timing error (RMS)

  • Capture range

  • Loop lock range

  • Effect of symbol error

  • Effect of signal noise

  • And more


Tools

Tools

  • A Continuous-time simulation tool

    • Simulink is recommended

    • Circuit-level simulation ?


Submission

Submission

  • Files: All files should be in “lastname_firstname” directory and the directory should be compressed

    • Document: IEEE journal format, ps or pdf, “lastname_firstname.ps/pdf”

    • Source Files: One-step testable codes with appropriate waveform output scopes

  • Deadline: 11:00pm, 10/15 Friday, time marked by receiving mail server

  • Email: [email protected]


  • Login