1 / 34

Radar and EW Sub-Systems Saurabh Sinha Friday, 22 August 2014

Radar and EW Sub-Systems Saurabh Sinha Friday, 22 August 2014. Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha.

flavio
Download Presentation

Radar and EW Sub-Systems Saurabh Sinha Friday, 22 August 2014

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Radar and EW Sub-Systems Saurabh Sinha Friday, 22 August 2014 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

  2. Carl and Emily Fuchs Institute for Microelectronics CEFIM Founded in 1981 after receiving a grant from Carl and Emily Fuchs (1972 to 1981 Institute for Microstructures)

  3. CEFIM Carl and Emily Fuchs Institute for Microelectronics Director: Prof. Monuko du Plessis Senior Lecturer: Dr Saurabh Sinha Lecturers: Mr Johan Schoeman Mr Jannes Venter Researcher: Mr Alfons Bogalecki Project manager: Mr Gerrie Mostert Postgraduate students (PhD and MEng): 15

  4. Postgraduate Courses • EIN 732 Introduction to Research Prof. JAG Malherbe • EME 732 Analogue Electronic Design Prof. M. du Plessis • EDG 780 Digital Electronic Design Dr S Sinha Mr PJ Venter Mr J Schoeman DPSS, CSIR • EMK 732 Communication Electronics Prof. M. du Plessis • EEY 890 Dissertation (MSc / MEng) • EIN 990 Thesis (PhD / PhD (Eng))

  5. Focus Areas & International Research Partners CMOS / Si device manufacture • Georgia Tech, Atlanta, USA RF MEMS and mm wave IC’s • IMT, Bucharest, Romania • Dresden University of Technology, Dresden, Germany • University of Electronic Sciences and Technology, China MEMS simulation and manufacture • IMTEK, University of Freiburg, Germany

  6. Facilities • IC characterization equipment (RF lab) • Optical characterisation of sources and detectors • Semiconductor processing facility

  7. Components of Electronic Warfare

  8. Prototyping○ IC Foundries A [CMP] Wafer Europractice (Belgium) MOSIS (USA) CMP (France) AMS AMI TSMC UMC IHP IBM CSMC OMMIC ST IC FOUNDRIES CEFIM

  9. Demodulation Bit Recovery Despreading Recovered 1 Data -K- tanh s Product5 Integrator Gain Trigonometric Product9 Function Pulse Generator VCO gclreal1 Add3 Received Voltage-Controlled 1e10 Product10 -K- Oscillator=inphse1 Signal den(s) gclimg1 Add5 Gain2 Transfer Fcn Phase VCO Add1 Product11 -1 Detector Voltage-Controlled Product7 Constant3 Oscillator1- quad1 Recovered 1 -K- tanh Data s Product6 Product8 Integrator1 Gain1 Trigonometric Function1 Pulse Generator1 Mathematical/Ideal Modelling Integrated-Circuit Level Modelling Research Methodology MATLAB Apply Findings Revise Model TANNER EDA

  10. Research Tools Europractice (Belgium) CMP (France) MOSIS (USA) mname drain gate source bulk model [1=L] [w=W] [ad=Ad] [pd=Pd] [as=As] [ps=Ps] [nrd=Nrd] [nrs=Nrs] [rdc=Rdc] [rsc=Rsc] [rsh=Rsh] [geo=Geo] [M=m] [tables=T] • Tanner EDA (~<2009) • Mentor Graphics (>2008) • IC Flow • Euro 50/group_licence • Cadence (~>2008) • AMS, Virtuoso, etc • ADS (>2008) 3rd Party IP Blocks

  11. System-Level Modelling○ System-Level Tools SIMULINK Conceptual Design First-principles Communications Toolbox Signal Processing Toolbox & DRC

  12. University of Pretoria○ Short Courses • Tanner Course (with P.J. Venter) • Product Registered • Events in 2007 & 2008 • Phase-out: 2009 • RF IC Design Course (with M. du Plessis) • Product Registered • OrCAD Layout Plus Course (with S. Esterhuyse) • Product Registered Future: • Mentor Graphics (IC Flow & EldoRF) Course • mm-Wave Radio Design Course (with D. Foty)

  13. University of Pretoria○ Contract Research / Research Studies • Grintek Ewation • 1 Project (2 years) • A 5 - 8 GHz SiGe CMOS Voltage Controlled Oscillator with Reduced Phase Noise • Defence, Peace, Safety & Security (DPSS), CSIR • Armscor (Origin: DoD) • 3 Projects (2 years each) • A 5 GHz Voltage Controlled Oscillator (VCO) with 360° Variable Phase Outputs • Reducing Jitter in High-Speed Serial Links • A Linear SiGe BiCMOS LNA for Wide Band Receivers

  14. A 5 – 8 GHz SiGe CMOS Voltage ControlledOscillator (VCO) with Reduced Phase Noise (1) • Principal requirements: • High quality (Q) factor • Low1/factive noise component • Phase noise determined by: • Q-factor of the resonator • Q-factor of the varactor diode • Active device use for the oscillating transistor • Power supply noise • External tuning voltage supply noise

  15. A 5 – 8 GHz SiGe CMOS VCO with Reduced Phase Noise (2)

  16. A 5 GHz Voltage Controlled Oscillator (VCO) with 360° Variable Phase Outputs (1) • Student: T.A.K. Opperman • Submitted dissertation (Nov. 2008) • LEDGER Programme

  17. A 5 GHz VCOwith 360° Variable Phase Outputs (2) • This beam formation capability of antenna arrays is achieved by tuning the phase and amplitude of the transmitting signal, individually for each antenna element. (Note that no mechanical movement is required!) A beam-forming back end and corresponding antenna pattern (Gueorguiev et al., A CMOS transmitter for 802.11a WLAN with beam forming capability, Circuits and Systems 2005)

  18. A 5 GHz VCO with 360° Variable Phase Outputs (3) Simulation Results – Design spec. 1: VCO Output Frequency (GHz) • Simulation results show that this design specification has been achieved.

  19. A 5 GHz VCO with 360° Variable Phase Outputs (4) VGA In-phase + - Vector Sum Vcontrol_I + Gilbert Mixer 90° Quadrature VGA + - Gilbert Mixer Vcontrol_Q Circuit Realization – Design spec. 2 and 3: Phase shifter • Gilbert Mixer used as a Variable Gain Amplifier (VGA). • The current of the mixers are combined to obtain the vector sum. • The differential architecture of the Mixer requires the transistors used as current sources to be closely matched.

  20. A 5 GHz VCO with 360° Variable Phase Outputs (5) Simulation Results – Design spec. 2 and 3: Phase shifter • The quadrature amplitude was held constant while the in-phase voltage amplitude was swept. • The phase shift was then measured.

  21. A 5 GHz VCO with 360° Variable Phase Outputs (6)

  22. A 5 GHz VCO with 360° Variable Phase Outputs (7)

  23. A 5 GHz VCO with 360° Variable Phase Outputs (8)

  24. A 5 GHz VCO with 360° Variable Phase Outputs (9)

  25. A 5 GHz VCO with 360° Variable Phase Outputs (10)

  26. Reducing Jitter in High-Speed Serial Links • High bandwidth • Standards: • Sonet OC-192 (10 Gb/s) • USB 2.0 (480 Mb/s) • IEEE 802.3 (1 Gb/s) • IEEE 1394b (3.2 Gb/s) • Component interconnects • RocketIO (2.5 Gb/s) • PCI-Express (2.5 Gb/s)

  27. A Linear SiGe BiCMOS LNA for Wide Band Receivers

  28. mm-Wave Spectrum

  29. mm-Wave Radio Design (1) Chip 1: RF SiGe HBT, IF CMOS; Chip 2 – Baseband analog & digital (all CMOS)

  30. mm-Wave Radio Design (2)

  31. mm-Wave Radio Design (3) http://cefim.ee.up.ac.za/mm-wave

  32. Publications (Focus area: RF IC) *Growth in postgraduate students *PDIs

  33. Future Waves Undergraduate: • EW-Series of final year projects • Emphasis on design Postgraduate: • EW IC sub-systems • Research techniques  design methods • Prototyping and verification

  34. Questions and Feedback Saurabh Sinha Carl & Emily Fuchs Institute for Microelectronics (CEFIM) 2-11 Dept. of Electrical, Electronic & Computer Engineering (www.ee.up.ac.za) University of Pretoria (www.up.ac.za) Tel: (012) 420-2950 Cell: (082) 777-6893 E-mail: ssinha@ieee.org | Web: http://cefim.ee.up.ac.za Hmm… I see…. IC Design

More Related