1 / 20

Sequential Circuit II

Sequential Circuit II. Latch & Flip-flop. Sequential Logic. Block Diagram of Sequential Logic. SR NOR Latch. Logical Diagram. Functional Table. Simplified Functional Table. SR NOR Latch. Logical simulation for SR Latch. SR NAND Latch with Control Input. Logical Diagram.

faunia
Download Presentation

Sequential Circuit II

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Sequential Circuit II Latch & Flip-flop MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  2. Sequential Logic Block Diagram of Sequential Logic MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  3. SR NOR Latch Logical Diagram Functional Table Simplified Functional Table MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  4. SR NOR Latch Logical simulation for SR Latch MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  5. SR NAND Latch with Control Input Logical Diagram Functional Table MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  6. D Type Latch Logical Diagram Functional Table MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  7. Master Slave Flip-flop MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  8. Master Slave Flip-flop MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  9. Master Slave JK Flip-flop MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  10. D Type Positive Edge Triggered Flip-flop MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  11. D Type (Flip-flop & Latch) Positive edge triggered D Type flip-flop simulation Comparison D Latch simulation D Latch with control input simulation MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  12. D Type (Flip-flop & Latch) Negative edge triggered D Type flip-flop simulation MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  13. D Type (Flip-flop & Latch) Negative edge triggered D Type flip-flop with Clear and Preset input simulation MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  14. Positive Edge Triggered JK Flip-flop MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  15. Positive Edge Triggered JK Flip-flop MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  16. JK Flip-flop Negative edge JK flip-flop with input Clear simulation MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  17. SR Type Negative edge SR flip-flop with input Clear simulation MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  18. T Type Negative edge T flip-flop with input Clear simulation MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  19. Standard Graphical Symbol • Circle on block shows complement positive pulse negative pulse positive edge negative edge • Arrow like symbol shows a dynamic input where flip-flop responded towards edge transition for clock pulse input MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

  20. Standard Graphical Symbol MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

More Related