CMOS SEQUENTIAL CIRCUIT DESIGN
This presentation is the property of its rightful owner.
Sponsored Links
1 / 19

CMOS SEQUENTIAL CIRCUIT DESIGN PowerPoint PPT Presentation


  • 75 Views
  • Uploaded on
  • Presentation posted in: General

CMOS SEQUENTIAL CIRCUIT DESIGN. Integrated Circuits Spring 2001 Dept. of ECE University of Seoul. Combinational vs. Sequential Logic.  Combinational Logic OUT(t) IN(t).  Sequential Logic OUT(t) IN(t)  IN(t-kT)  OUT(t-kT).  Positive Feedback  Charge on Cap.

Download Presentation

CMOS SEQUENTIAL CIRCUIT DESIGN

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript


Cmos sequential circuit design

CMOS SEQUENTIAL CIRCUIT DESIGN

Integrated Circuits

Spring 2001

Dept. of ECE

University of Seoul


Combinational vs sequential logic

Combinational vs. Sequential Logic

  •  Combinational Logic

  • OUT(t) IN(t)

 Sequential Logic

OUT(t) IN(t)

IN(t-kT)

OUT(t-kT)

 Positive Feedback

 Charge on Cap.


Sequential logic w positive feedback

Sequential Logic w/ Positive Feedback

  •  Two Inverters in Positive Feedback

  •  STATIC


Bi stability

Bi-stability

  •  Transition Region  Stable Regions

  •  Slope (Gain) >1


Sr latch

R

S

Q

Q

S

Q

0

Q

0

Q

S

Q

0

0

1

1

Q

R

0

1

0

1

Q

R

1

0

1

0

R

S

Q

Q

S

Q

S

Q

1

Q

1

Q

Q

R

0

1

1

0

Q

R

1

0

0

1

0

1

0

1

SR Latch

  •  NOR-Based

 NAND-Based


Jk flip flop

L

H

H

Q

L L

H

?

Q

H

H H

L

H

HL

L

L H

JK Flip-Flop

f=H


T ff d ff

T-FF & D-FF


Race problem of latch

Race Problem of Latch


Master slave flip flop

H

L

L

L

H

H

L

H

Master/Slave Flip-Flop

  • master

slave

 One-Catching

 Level-Sensitive

Input Data Valid @ f=High


Edge triggered operation 1

Edge-Triggered Operation 1


Edge triggered operation 2

Edge-Triggered Operation 2


Flip flop timing constraints

Flip-Flop Timing Constraints

  •  Setup Time tsetup Hold Time thold

  •  Propagation Delay tpFF


Flip flop timing example

Flip-Flop Timing Example

  • T > tpFF + tp,comb + tsetup

f

Y

Q

FF’s

LOGIC

tp,comb


Cmos latches

CMOS Latches


Pseudo static d latch

Pseudo-Static D-Latch

 f=High (Data I/O)  f=Low (Data Store)


M s d ff pseudo static

M/S D-FF (pseudo-Static)

  •  f=High  New Data In & Previous Data Store

 f=Low  New Data Out & New Data Store


M s d ff pseudo static problem

M/S D-FF (pseudo-Static) Problem


M s d ff problem solution

M/S D-FF Problem Solution

Non-Overlapping 2-Phase Clocks


Dynamic m s d ff

Dynamic M/S D-FF


  • Login