Loading in 5 sec....

CMOS SEQUENTIAL CIRCUIT DESIGNPowerPoint Presentation

CMOS SEQUENTIAL CIRCUIT DESIGN

- 110 Views
- Uploaded on
- Presentation posted in: General

CMOS SEQUENTIAL CIRCUIT DESIGN

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

CMOS SEQUENTIAL CIRCUIT DESIGN

Integrated Circuits

Spring 2001

Dept. of ECE

University of Seoul

- Combinational Logic
- OUT(t) IN(t)

Sequential Logic

OUT(t) IN(t)

IN(t-kT)

OUT(t-kT)

Positive Feedback

Charge on Cap.

- Two Inverters in Positive Feedback
- STATIC

- Transition Region Stable Regions
- Slope (Gain) >1

R

S

Q

Q

S

Q

0

Q

0

Q

S

Q

0

0

1

1

Q

R

0

1

0

1

Q

R

1

0

1

0

R

S

Q

Q

S

Q

S

Q

1

Q

1

Q

Q

R

0

1

1

0

Q

R

1

0

0

1

0

1

0

1

- NOR-Based

NAND-Based

L

H

H

Q

L L

H

?

Q

H

H H

L

H

HL

L

L H

f=H

H

L

L

L

H

H

L

H

- master

slave

One-Catching

Level-Sensitive

Input Data Valid @ f=High

- Setup Time tsetup Hold Time thold
- Propagation Delay tpFF

- T > tpFF + tp,comb + tsetup

f

Y

Q

FF’s

LOGIC

tp,comb

f=High (Data I/O) f=Low (Data Store)

- f=High New Data In & Previous Data Store

f=Low New Data Out & New Data Store

Non-Overlapping 2-Phase Clocks