1 / 14

Progress Report on BDD-based SET Array Synthesis and Threshold Logic Gate Implementation

This progress report outlines the work done by Yung-Chih Chen on the synthesis of SET arrays using BDD-based techniques and the implementation of threshold logic gates. The report covers topics such as node merging, node addition and removal, bounded sequential equivalence checking (BSEC), and circuit unrolling for miter construction in SAT-based sequential equivalence checking. The emphasis is on speeding up the process and achieving accurate experimental results. Ongoing research includes automated mapping for SET arrays, handling single and multiple outputs, partitioning, threshold logic rewirement, and equivalence checking for threshold logic implementation using SET arrays.

teagan-singleton
Download Presentation

Progress Report on BDD-based SET Array Synthesis and Threshold Logic Gate Implementation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Progress report Yung-Chih Chen

  2. Done Current detector • Synthesis for BDD-based SETarrays a f = a’b’+ab 00 11 b b 1 0 1 Boolean function BDD Product term SET array

  3. Ongoing • Threshold logic gate implementation by using a BDD-based SET array a b c d 3 2 1 1 1 f High Low a b c d Short Open

  4. Threshold logic network T w w w w T w w w w T w w w w T w w w w

  5. SETarray partition Conventional logic network Threshold logic network

  6. Done • Node merging • Node addition and removal A A B B A A B B C

  7. Application • Bounded Sequential Equivalence Checking (BSEC) • unroll circuits → construct a miter → SAT PI PI PI PI F F F F S0 . . . G G G G PO PO PO PO . . . T=0 T=1 1 T=n-1 T=n

  8. F F F F . . . G G G G Ongoing • Speed up SAT-based sequential equivalence checking

  9. Current flow Miter Unrolling F F0 Fn NM/NAR . . . G G0 Gn PO PO PO

  10. Experimental results

  11. Experimental results

  12. Experimental results -NAR

  13. Experimental results - NTHUCAD

  14. Project • Automated mapping for SET arrays • Single output • Multiple outputs • Partition • Threshold logic • Rewiring • Equivalence checking • Threshold logic implementation by using SET arrays

More Related