1 / 44

Dynamic and Pass-Transistor Logic

Prof. V.G. Oklobdzija. Advanced Digital Integrated Circuits. 2. References:. Goncalves, H.J. DeMan,

krikor
Download Presentation

Dynamic and Pass-Transistor Logic

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

    1. Dynamic and Pass-Transistor Logic Prof. Vojin G. Oklobdzija References (used for creation of the presentation material): Masaki, “Deep-Submicron CMOS Warms Up to High-Speed Logic”, IEEE Circuits and Devices Magazine, November 1992. Krambeck, C.M. Lee, H.S. Law, “High-Speed Compact Circuits with CMOS”, IEEE Journal of Solid-State Circuits, Vol. SC-13, No 3, June 1982. V.G. Oklobdzija, R.K. Montoye, “Design-Performance Trade-Offs in CMOS-Domino Logic”, IEEE Journal of Solid-State Circuits, Vol. SC-21, No 2, April 1986.

    2. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 2 References: Goncalves, H.J. DeMan, “NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures”, IEEE Journal of Solid-State Circuits, Vol. SC-18, No 3, June 1983. L.G. Heller, et al, “Cascode Voltage Switch Logic: A Differential CMOS Logic Family”, in 1984 Digest of Technical Papers, IEEE International Solid-State Circuits Conference, February 1984. L.C.M.G. Pfennings, et al, “Differential Split-Level CMOS Logic for Subnanosecond Speeds”, IEEE Journal of Solid-State Circuits, Vol. SC-20, No 5, October 1985.  K.M. Chu, D.L. Pulfrey, "A Comparison of CMOS Circuit Techniques: Differential Cascode Voltage Switch Logic Versus Conventional Logic", IEEE Jouirnal of Solid-State Circuits, Vol. SC-22, No.4, August 1987.

    3. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 3 References: Pass-Transistor Logic: S. Whitaker, “Pass-transistor networks optimize n-MOS logic”, Electronics, September 1983. K. Yano, et al, “A 3.8-ns CMOS 16x16-b Multiplier Using Complementary Pass-Transistor Logic”, IEEE Journal of Solid-State Circuits, Vol. 25, No 2, April 1990. K. Yano, et al, “Lean Integration: Achieving a Quantum Leap in Performance and Cost of Logic LSIs", Proceedings of the Custom Integrated Circuits Conference, San Diego, California, May 1-4, 1994. M. Suzuki, et al, “A 1.5ns 32b CMOS ALU in Double Pass-Transistor Logic”, Journal of Solid-State Circuits, Vol. 28. No 11, November 1993. N. Ohkubo, et al, “A 4.4-ns CMOS 54x54-b Multiplier Using Pass-transistor Multiplexer”, Proceedings of the Custom Integrated Circuits Conference, San Diego, California, May 1-4, 1994.

    4. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 4 References:

    5. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 5 Dynamic CMOS Logic

    6. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 6 Dynamic CMOS Latch (a), Dynamic CMOS Master-Slave Latch (b)

    7. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 7 Dynamic Manchester Carry Chain

    8. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 8 Radiation induced charge

    9. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 9 Accidental charge caused by capacitive or inductive coupling between the signal lines Y and Z. (a) Prevention by inserting and inverter between the affected line and the pass-transistor switch (b)

    10. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 10 CMOS Domino Logic

    11. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 11 CMOS Domino Logic

    12. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 12 CMOS Domino Logic Operation

    13. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 13 CMOS Domino Logic: Charge Re-Distribution

    14. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 14 Variations of CMOS Domino Logic: NORA Logic

    15. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 15 CVS and DCVS Logic IBM (Heller et al. 1984)

    16. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 16 Cascode Voltage Switch Logic CVS IBM

    17. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 17 DCVS Logic (IBM)

    18. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 18 DCVS Logic (IBM)

    19. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 19 DCVS Logic vs CMOS

    20. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 20 Transistor sharing in DCVS Logic: Implementation of 3-input XOR function

    21. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 21 Switching Asymmetry in DCVSL

    22. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 22 Pass-Transistor Logic

    23. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 23 Pass-Transistor Logic

    24. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 24 Pass-Transistor Logic

    25. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 25 Pass-Transistor Logic

    26. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 26 Pass-Transistor Logic

    27. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 27 Pass-Transistor Logic

    28. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 28 Complementary Pass-Transistor Logic (CPL)

    29. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 29 Basic logic functions in CPL

    30. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 30 CPL Logic

    31. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 31 CPL Inverter

    32. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 32 Double Pass-Transistor Logic (DPL):

    33. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 33 Double Pass-Transistor Logic (DPL):

    34. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 34 Double Pass-Transistor Logic (DPL):

    35. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 35 Formal Method for CPL Logic Derivation Markovic et al. 2000

    36. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 36 Formal Method for P-T Logic Derivation

    37. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 37 Derivation of P-T Logic

    38. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 38 Derivation of CPL Logic

    39. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 39 Derivation of CPL Logic

    40. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 40 Synthesis of three-input CPL logic

    41. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 41 Double Pass-Transistor Logic (DPL): Synthesis Rules

    42. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 42 Double Pass-Transistor Logic (DPL): Synthesis Rules

    43. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 43 DPL Synthesis:

    44. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 44 DPL Synthesis: OR/NOR circuit

    45. Prof. V.G. Oklobdzija Advanced Digital Integrated Circuits 45 DPL Synthesis:

More Related