Download
5x5 pixel array status 3 dec 2003 n.
Skip this Video
Loading SlideShow in 5 Seconds..
5x5 Pixel Array Status 3 Dec 2003 PowerPoint Presentation
Download Presentation
5x5 Pixel Array Status 3 Dec 2003

5x5 Pixel Array Status 3 Dec 2003

119 Views Download Presentation
Download Presentation

5x5 Pixel Array Status 3 Dec 2003

- - - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

  1. 5x5 Pixel Array Status3 Dec 2003 Sam Burke Sean Stromberg UCSB HEP Group

  2. ASIC Progress • AMI CMOS 0.35 Design Kit 2 Received • Design Manual C035MD Ver 5 • Design Manual C035MA Ver 3 • Core Cells, D Scan FF’s, LVDS Library • Pad Limited and Core Limited I/O Cells • Ver 1.8 Databook, Ver1.0 Technology Info

  3. Tri-State Inverter • The 3state Inverter will be the building block for the D FlipFlops • Inverter • Td=1.6 ns h/l • Td=3.9 ns l/h • Gated • Td=1.5 ns h/l • Td=1.2 ns l/h • See web page for details

  4. DFFR • D Flip Flop with Reset • 4 inverters • 3 tri-state inverters • 1ea 2 input NOR • 1ea 2 input tri-state NOR • 30 separate FET’s in design!

  5. Future Plans • Adjust switching point of standard inverter • 50% Vcc • Simulate Ring Oscillator to determine propigation delays using standard approach. • Simulate D Flip Flop with Reset and Compare with standard? Investigate other topologies with fewer FET’s.