Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits

1 / 60

# Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits - PowerPoint PPT Presentation

Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits. The Synchronous Sequential Circuit Model. Figure 8.1. Mealy Machine Model. Figure 8.2. Mealy Machine Timing Diagram -- Example 8.1. Figure 8.3. Moore Machine Model. Figure 8.4.

I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.

## PowerPoint Slideshow about 'Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits' - judith

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

Figure 8.12

Figure 8.16

Application Equation Method for Deriving Excitation Equations -- Example 8.8

Figure 8.25

Design a BCD Counter

Figure 8.37 (a) and (b)

Robot Controller -- Control Algorithm and State Specifications
• Control Algorithm

1. Start;

2. Obstacle detected (x =1): turn right until no obstacle detected (z2=1);

3. Obstacle detected (x =1): turn left until no obstacle detected (z1 =1);

4. Repeat from 2.

• State specification
• State A -- no obstacle detected, last turn was left
• State B -- obstacle detected, turn right
• State C -- no obstacle detected, last turn was right
• State D -- obstacle detected, turn left
Robot Controller Design

Figure 8.40 (a) -- (e)

Factors Influencing the Complexity of a Synchronous Sequential Circuit Realization
• Number of input lines
• Number of output lines
• Number of states
• Presence of don’t care conditions
• Types of flip flop used
• State assignment
• Types of logic elements available