1 / 8

Brian Bailey brian_bailey@mentor

Interfaces Technical Committee. Brian Bailey brian_bailey@mentor.com. Agenda. Welcome and Introduction – Vassilios Gerousis Rules of operation - Vassilios Structural Organization - Brian Charter and Objectives - Brian First Steps - Brian. New Committees. Planned Changes. Where we Fit.

jolie
Download Presentation

Brian Bailey brian_bailey@mentor

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Interfaces Technical Committee Brian Bailey brian_bailey@mentor.com

  2. Agenda • Welcome and Introduction – Vassilios Gerousis • Rules of operation - Vassilios • Structural Organization - Brian • Charter and Objectives - Brian • First Steps - Brian 2

  3. New Committees Planned Changes Where we Fit Existing Committees TCC (Vassilios Gerousis) HDL+ Formal property language (VFV) Ch: Harry Foster Verilog-AMS Ch: VG (temp) Co: Sri (temp) Verilog++ Ch: VG. C0: D. Kelf Assertion Ch: John Emmit C0: Dan Fitz IEEE SLDL (Rosetta) Perry and David SLDL Semantics Roberto Interfaces Ch: BB Co Ch: ?? ALF SDF Verilog Synthesis VHPI VHPI-AMS 3

  4. Interface TC Functional Space FunctionalSimulation AbstractInterpretation HW basedRSP Production Silicon SW basedHDL sim. Thanks to: Maurizio Vitale Philips Semiconductors Cycle-TrueSimulation 4

  5. Interface TC Tool Space HDL Simulators • Its difficult to build complete verification environments when they don’t talk • Does not imply 1 interface to do everything Debuggers ISS UML ? Co-Simulators Emulators C Based Verification Plan Accelerators Prototypes Abstract Software Testbench Components Checkers 5

  6. Organizational Issues • This Technical Committee will continue to work on the definition of the big picture. • Additional sub-committee to work on aspects identified by TC • Transaction to emulator (needs to be broadened to transaction to pin) • Transaction to transaction • ISS • Others ? 6

  7. Main TC Charter • To identify and standardize multi-abstraction and multi-domain interfaces to enable complete virtual prototypes to be constructed. • Goals: • Produce roadmap for TC by DAC • Complete 1 Accellera standard within 2002 • Have draft of at least one other 7

  8. First Steps • Need a co-chair for this group. • Need technical chairs for the sub-groups. • Would like to identify the objectives of the group members. • Would like to identify additional members. 8

More Related