1 / 28

Methodology for Electromigration Signoff in the Presence of Adaptive Voltage Scaling

Methodology for Electromigration Signoff in the Presence of Adaptive Voltage Scaling. Wei-Ting Jonas Chan , Andrew B. Kahng and Siddhartha Nath VLSI CAD LABORATORY, UC San Diego. Outline. Motivation Previous Work Analysis Models Experimental Setup and Results Conclusions.

howie
Download Presentation

Methodology for Electromigration Signoff in the Presence of Adaptive Voltage Scaling

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Methodology for Electromigration Signoff in the Presence ofAdaptive Voltage Scaling Wei-Ting Jonas Chan, Andrew B. Kahng and Siddhartha Nath VLSI CAD LABORATORY, UC San Diego

  2. Outline • Motivation • Previous Work • Analysis Models • Experimental Setup and Results • Conclusions

  3. Bias Temperature Instability (BTI) |ΔVth| increases when device is on (stressed) |ΔVth| is partially recovered when device is off (relaxed) |Vgs| time ON OFF ON OFF Device aging (|ΔVth|) accumulates over time NBTI: PMOS PBTI: NMOS [VattikondaWC06]

  4. Electromigration in Interconnects • Electromigration (EM) is the gradual displacement of metal atoms in an interconnect • Iavg causes DC EM and affects power delivery networks • Irms causes AC EM and affects clock and logic signals

  5. Adaptive Voltage Scaling (AVS) • Accumulated BTI  higher |ΔVth|  slower circuit • AVS can compensate for performance degradation Circuit performance Without AVS Circuit On-chip aging monitor With AVS target time Voltage regulator Circuit performance Vdd Closed-loop AVS time

  6. BTI + AVS Signoff • Ensure circuit meets timing requirements under BTI aging • Use AVS to offset BTI degradation Step 1 Step 2 Step 3 VBTI |Vt| Derated library Circuit implementation and signoff Vlib ? Vfinal BTI degradation and AVS netlist Signoff loop of BTI

  7. EM + BTI + AVS Signoff? • Aggressive AVS scheduling results in more severe degradation • Guardband during implementation increases due to degradation Stress on Wires EM loop Vfinal Design Implementation BTI loop Derated Libraries Vlib , VBTI Signoff loop of BTI + EM • How to signoff for EM with AVS? • What are area, power costs? • What is the impact to EM lifetime?

  8. Outline • Motivation • Previous Work • Analysis Models • Experimental Setup and Results • Conclusions

  9. Previous Works • EM lifetime and wire degradation models • Closed-form lifetime models (Black, Arnaud et al., Federspiel et al.) • Statistical model for wire degradation (Mishra et al.) • Claim their model reduces pessimism in Black’s Equation • EM-durable circuits • Wire-sizing algorithms (Adler et al., Jiang et al.) • Wire segmentation and via insertion algorithms (Li et al.) • Current-aware routers (Lienig et al., Yan et al.) • BTI Signoff • Interactions between AVS and BTI (Chan et al., Chen et al., Basoglu et al.) No studies on three-way interactions between BTI, EM and AVS!!!

  10. Outline • Motivation • Previous Work • Analysis Models • Experimental Setup and Results • Conclusions

  11. EM Model: Black’s Equation • EM degrades interconnect lifetime • Black’s Equation calculates lifetime of interconnect segment due to EM degradation • t50 – median time to failure (= loge 2 x MTTF) • A* – geometry-dependent constant • J – current density in interconnect segment • n – constant ( = 2) • Ea – activation energy of metal atoms • k – Boltzmann’s constant • T – temperature of the interconnect

  12. New EM Model: Mishra-Sapatnekar • Models resistance increase due to voids in wires instead of MTTF • Derived from statistical model of nucleation and growth time Log-normal distribution • – Resistance increase due to voids in wires • – Resistivity of copper Tantalum liner • , – Cross section area of of copper and Tantalum liners • , – Length of void and wire • – Diffusivity during void growth period • – Effective charge number • – observation time and length of nucleation

  13. New EM Model: Impact on Signal Wires • Sweep different gate sizes up to 8× • Larger gates do not necessarily help to reduce EM impact • ∼8% delay degradation for buffers smaller than 4× when resistance increases to high values (∼146%) Statistical model is optimistic in predicting delay penalties

  14. New EM Model: Impact on Signal Wires • Sweep FO4 capacitive load by factors {1.0×, 1.6×, 2.1×} • EM slows down circuit performance due to • increased stage delay • increased output transition times Delay increases by ~35% with large resistance increase ~200%

  15. Outline • Motivation • Previous Work • Analysis Models • Experimental Setup and Results • Conclusions

  16. Experimental Setup • Multiple implementations based on different signoff corners • AES and DMA designs from Opencores • 28nm foundry FDSOI technology • Commercial tool-based SP&R flows • Synopsys PrimeTime for timing analysis • Matlab for AVS simlulation with BTI and EM

  17. AVS Signoff Corner Selection • Characterize different derated libraries against BTI • Evaluate impact of library characterization • Vfinal is predicted by cell chains ahead of implementation • Eight implementations • 1 : VBTI = Vlib= Vmin Ignore AVS • 2 : Most pessimistic deratedlibrary • 3 : VBTI = Vlib= Vmax Extreme corner for AVS • 4: No derated library (reference) • 5 : Sweep around Vfinal • 6: Vfinalby cell chain prediction [ChanCK13] • 7: Sweep around Vfinal • 8 : Sweep around Vfinal

  18. AVS Signoff Corner Selection Optimistic about AVS Pessimistic about AVS

  19. Vfinal (V) AVS Impact on EM Lifetime • Assume no EM fix at signoff • BTI degradation is checked at each step and MTTF is updated as 30% MTTF penalty 200mV voltage compensation

  20. Power Penalty to Fix EM with AVS • Core power increases due to elevated voltage • P/G power increases due to both elevated voltage and mesh degradation • A tradeoff between invested guardband in signoff 14% power penalty Least invested guardband Highest invested guardband

  21. EM Impact on AVS Scheduling • AVS behavior is an important role to decide the EM penalty on lifetime • We empirically sweep AVS voltage step size to obtain the impact • #Implementation 3 is used • AVS starts at 0.9V, and no EM fix for AVS in signoff • 5 step sizes • S1 = 8mV • S2 = 10mV • S3 = 15mV • S4 = 18mV • S5 = 20mV

  22. EM Impact on AVS Scheduling 1.2 years MTTF penalty

  23. Outline • Motivation • Previous Work • Analysis Models • Experimental Setup and Results • Conclusions

  24. Conclusions • We study the joint impact of BTI, AVS and EM on signoff • We study two EM models and their impact on implementation (i) Black’s Equation and (ii) Mishra-Sapatnekar • We demonstrate empirical results for lifetime, area and power penalty due to EM when AVS is involved • Up to 30% lifetime penalty • We demonstrate empirical results for power at different signoff corners • Up to 14% power penalty • Ongoing • Improve accuracy of signoff using a temperature gradient • Learning-based modeling to quantify design costs of reliability

  25. Thank you!

  26. Backup

  27. EM Model: Mishra-Sapatnekar Log-normal distribution

  28. Study on EM Impact in AVS System • Assume two types of degradation • IR drop due to power mesh degradation (∆RPGdue to EM) • Signal wire degradation due to EM Vregulator ∆RPG (due to EM) Mesh and ring Core (VDD domain)

More Related