A Digital Design Flow for Secure Integrated Circuits. Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse. Secure Digital Design Flow. Purpose Wave Dynamic Differential Logic Differential Pair Routing Proposed Design Flow Experimental Results Comments. Purpose.
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
Written By: Kris Tiri and Ingrid Verbauwhede
Presented By: William Whitehouse
Small integrated circuits are vulnerable to side-channel attacks (SCA). The authors present a digital VLSI design flow to create secure power-analysis-attack-resistant ICs. The proposed design flow uses a technique to balance the power consumption of the logic gates. It is independent of the cryptographic algorithm or arithmetic implemented.
WDDL AND-OR-INVERT example