1 / 18

Remote slow control for the future AGATA FEE

Remote slow control for the future AGATA FEE. Diego Barrientos. Prometeo Workshop on Front- end electronics for gamma and complementary detector systems 17 th -18 th November 2011 – IFIC (Valencia). Outline. Introduction Firmware development Simulation Hardware testbench

havard
Download Presentation

Remote slow control for the future AGATA FEE

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Remoteslow control forthefuture AGATA FEE Diego Barrientos Prometeo Workshopon Front-endelectronicsfor gamma and complementary detector systems • 17th-18thNovember 2011 – IFIC (Valencia)

  2. Outline • Introduction • Firmware development • Simulation • Hardware testbench • Software development • Results • Conclusions and furtherwork

  3. Introduction: Slow control • Largeprojectswithhigh-speed data rates • Severalcomplexelectronicdevices • Definition of theelectronicboards in thesystem • Initializationwithregistervaluesorprocedures • Storingconfigurationparametersforbackup • Monitoringsomekeyparameters • Handling error/alarmevents and notifyingthem • Acceptance of simple commandsfor control

  4. Introduction: AGATA electronics

  5. Introduction: AGATA electronics

  6. Introduction: AGATA electronics

  7. Introduction: AGATA electronics

  8. Firmware development • Oneopticallanebutmultiple buses/registers • Multi-GigabitTransceivers • 8B/10B encoding • Control messages, data flow • Error handling • Customprotocol • Xilinx RocketIO • Aurora

  9. Aurora

  10. Project structure

  11. Simulation

  12. Hardware testbench • Virtex-4 ML423 Ev. Board • Virtex-5 ML507 Ev. Board • 1st test: Virtex-4 loopback (Switches & LEDs) • 2nd test: Virtex-4/Virtex-5 (Switches & LEDs) • Final test: Virtex-4/Virtex-5 (I2C device)

  13. AnalogDevices AD5254

  14. AnalogDevices AD5254

  15. Software development • Virtex-5 PowerPC • Integratedperipheral: • RS232-UART • Switches/LEDs • Slow control interface • C functionsdeveloped

  16. Final setup

  17. Conclusions • Slow control interface forthe new AGATA digitizers • Mirrorregisterssynchronizedthrough serial link • Firmware validationwith Xilinx Ev. Boards Futurework • Incomingprototypesforthe new preprocessing and digitizerelectronics • Design and validation of thedigitizer’s control card • Firmware integration in thewholesystem

  18. Thankyou!

More Related