70 likes | 99 Views
Explore VLSI physical design flow, styles (Full custom, Semi-custom, Standard cell, FPGA), and considerations for performance-driven layout like area, time, delay, noise, and power.
E N D
Lecture 2 • VLSI Physical Design • VLSI design flow • VLSI physical design • Physical design flow • Design style • Performance-driven physical design VLSI Physical Design
Lecture 2(cont.) • VLSI design flow • Discuss Figure 1.1 (p5) • Discuss Figure 1.2 (p10) VLSI Physical Design
Lecture 2(cont.) • VLSI physical design • Discuss Figure 1.3 (p14) VLSI Physical Design
Lecture 2(cont.) • Physical design flow • Discuss Figure 1.4 (p16) • Discuss Figure 1.5 (p17) VLSI Physical Design
Lecture 2(cont.) • Design style • Full custom • Discuss Figure 1.5 (p17) • Semi-custom • Gate array (Figure 1.8 and 1.7, p22-21) • Standard cell (Figure 1.6, p20) • FPGA (Figure 1.9, p23) VLSI Physical Design
Lecture 2(cont.) • Performance-driven physical design • Layout area • Time • Delay and skew • Noise • Signal coupling and ground bounce • Low power VLSI Physical Design
Lecture 2(cont.) • Reading assignment • Read Chapter 1 and write a two page reading report • Visit Cadence website and find out the tools related to the physical design VLSI Physical Design