1 / 8

Advanced Design Challenges: Addressing Manufacturability and Verification in Modern Semiconductor Architecture

Explore the complexities of advanced semiconductor design challenges such as manufacturability, design verification, variability modeling, and roadmap development. Delve into the intricacies of addressing these issues at various levels of abstraction to enhance design productivity and reduce variability. Understand the historical emphasis, capacity, robustness, and specialized methodologies required for effective design verification. Discover strategies for tackling challenges in both larger and smaller nanometer designs, including verification in the presence of non-digital effects and addressing soft failures in complex systems.

fwu
Download Presentation

Advanced Design Challenges: Addressing Manufacturability and Verification in Modern Semiconductor Architecture

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. ITRS Design

  2. Design • Design for manufacturability • Design verification

  3. Design for Manufacturability • Architecture challenges • Logic and circuit challenges • Layout and physical design challenges • Yield prediction and optimization

  4. Variability Modeling and Roadmap – Need for Such a Roadmap • Expected to be the source of multiple DFM challenges • Invest in variability reduction or design productivity improvements?

  5. Variability Modeling and Roadmap – Levels of Abstraction • Circuit/Chip level • Device level • Physical level

  6. Design Verification • Verification vs testing • Moore’s law • Historical emphasis in design improvement

  7. Design Verification – Challenges (>50nm) • Capacity • Robustness • Verification metrics • Software • Reuse • Specialized verification methodology • Specialized design-for-verifiability • New kinds of concurrency

  8. Design Verification – Challenges (<50nm) • Design for verifiability • Higher levels of abstraction • Specification for verifiability • Verification in presence of non-digital effects • Heterogeneous systems • Analog-Mixed signal • Soft failures • Verification for redundancy

More Related