1 / 9

One of few bottle-necks: space for REBOs

1/9. Possible solution …. An idea => on the REBO: ADC RocketIO digital OPTO link I consider maximum number of channels served by one REBO - Main limitation: room for OPTO transceivers I assume: Four APV25 chips per Half-Ladder NANONICS 51pin hybrid connector One MAMBO per DOCK

erv
Download Presentation

One of few bottle-necks: space for REBOs

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. 1/9 Possible solution … • An idea => on the REBO: • ADC • RocketIO • digital OPTO link • I consider maximum number of channels served by one REBO • - Main limitation: room for OPTO transceivers • I assume: • Four APV25 chips per Half-Ladder • NANONICS 51pin hybrid connector • One MAMBO per DOCK • Six REBOs per MAMBO One of few bottle-necks: space for REBOs

  2. 2/9 128 1 128 2 128 3 128 4 DATA Ch01 CLK 10(12) bit ADC OPTO transceiver 1 1 DATA Ch02 TRG Analog electronics (144 channels) (levels, pedestals, …) OPTO transceiver 2 128 5 128 6 128 7 128 8 DATA Ch03 RST OPTO transceiver 3 2 1 XILINX XC4FX60 with Rocket IO DATA Ch04 I2C CLK OPTO transceiver 4 128 9 128 10 128 11 128 12 DATA Ch05 I2C Din 10(12) bit ADC OPTO transceiver 5 3 DATA Ch06 nu OPTO transceiver 6 … 128 13 128 14 128 15 128 16 4 DATA Ch12 nu 2 OPTO transceiver 12 CLK … … 128 137 128 138 128 139 128 140 10(12) bit ADC 35 128 141 128 142 128 143 128 144 36 18 REBO part 1 OuEn 1- 144 (1- 36 ?) Possible solution… SVD Cracow Meeting Kraków, 23.07.2009 w.ostrowicz INP PAN

  3. 3/9 36 CLK 36 TRG 36 RST 5 I2C CLK TRG RST I2C Clk I2C Din CLK, TRG, RST fan-out 1 to 36 XILINX XC4VLX15 I2C manager 1 to 5 Monitor, control ??? I2C Dou I2C CLK REBO part 2 HV 1-36 H V I2C out LV Power To all REBOs I2C Dou I2C CLK OPTO transceiver MAMBO To all REBOs Cable ?? LV regulators H V (36 x 6 = 216 pins ???) LV Power Possible solution… SVD Cracow Meeting Kraków, 23.07.2009 w.ostrowicz INP PAN

  4. 4/9 Serial (6 x 10 bit) to parallel (60 bit) ADC 1 2 x 60 bit @ 40MHz to 1 x 60 bit @ 80MHz ROCKET IO Ch#1 60 bit @ 80 MHz Serial (6 x 10 bit) to parallel (60 bit) 5GBPS ADC 2 2 x 60 bit @ 40MHz to 1 x 60 bit @ 80MHz Serial (6 x 10 bit) to parallel (60 bit) ROCKET IO Ch#2 ADC 3 60 bit @ 80 MHz 5GBPS Serial (6 x 10 bit) to parallel (60 bit) … … … … … ROCKET IO Ch#12 XILINX XC4FX60 with Rocket IO ADC 18 60 bit @ 80 MHz 5GBPS Serial (6 x 10 bit) to parallel (60 bit)

  5. 5/9 Main Elements: - ADC: Octal, 12-Bit, 40/50/65 MSPS Serial LVDS 1.8 V A/D Converter AD9222 8 ADCs integrated into 1 package 114 mW ADC power per channel at 65 MSPS SNR = 70 dB (to Nyquist) ENOB = 11.3 bits SFDR = 80 dBc Excellent linearity: DNL = ±0.3 LSB (typical), INL = ±0.4 LSB (typical) Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar IEEE 1596.3) Data and frame clock outputs 325 MHz full-power analog bandwidth 2 V p-p input voltage range 1.8 V supply operation Serial port control Full-chip and individual-channel power-down modes Flexible bit orientation Built-in and custom digital test pattern generation Programmable clock and data alignment Programmable output resolution Standby mode

  6. 6/9 - FPGAs: XC4VFX60 (FF1152) Available User I/Os: 576 RocketIO Transceivers: 16 up to 6,5 GBPS Differential I/O Pairs: 288 XC4VLX15 (FF668) Available User I/Os: 320 RocketIO Transceivers: N/A Differential I/O Pairs: 160

  7. 7/9 OPTO Short-Wavelength SFP+ transceiver: FTLF8528P2BCV PRODUCT FEATURES 􀂃 Up to 8.5 Gb/s bi-directional data links 􀂃 Hot-pluggable SFP+ footprint 􀂃 Built-in digital diagnostic functions 􀂃 850nm Oxide VCSEL laser transmitter 􀂃 Duplex LC connector 􀂃 RoHS compliant and Lead Free 􀂃 50m on 50/125μm MMF 􀂃 150m on high-bandwidth 50/125um (OM3) MMF 􀂃 Metal enclosure, for lower EMI 􀂃 Single 3.3V power supply 􀂃 Extended operating temperature range: -5°C to 70°C

  8. 8/9 144 APV25s, 36 HalfLadders,18 ADCs, 2 FPGAs, 12 OPTOlinks + some electronics 15 Watt 30 Watt 12 Watt ~15 Watt ??? ~80 Watt/REBO3 23 Watt/REBO2

  9. 9/9 Next Modules (per one DOCK)… 22 recent FINESSEs (hardware and firmware OK). 11 COPPERs 1 Event serves 40 APVs Max length of 1 Event: 15,5k 144 APVs REBO 1 144 APVs REBO 2 ??? Processors ?? FPGAs ?? DSP ?? … 144 APVs REBO 3 144 APVs or 864 APVs served REBO 4 144 APVs REBO 5 144 APVs 11 FINESSEs (PCB OK, XC3S400 -> XC3S1500, firmware small changes). 6 COPPERs 1 Event serves 80 APVs Max length of 1 Event: 31k REBO 6 DOCK 6 x 12 OPTOlinks

More Related