40 likes | 55 Views
The MIPI I3C Master IP interface is a development of the I2C standard that maintains backward compatibility. To support the growing use of sensors in embedded systems, this specification provides a versatile multi-drop interface between the host processor and peripheral sensors. Visit https://www.digitalblocks.com/mipi-i3c-ip.html for more details.
E N D
www.digitalblocks.com I3C MASTER
About Us Digital Blocks offers semiconductor Intellectual Property (IP) cores for System-on- Chip (SoC) ASSP, ASIC, and FPGA designers.
www.digitalblocks.com I3C MASTER The MIPI I3C Master IP interface is a development of the I2C standard that maintains backward compatibility. To support the growing use of sensors in embedded systems, this specification provides a versatile multi-drop interface between the host processor and peripheral sensors.
CONTACT US Email:info@digitalblocks.com Tel: +1-201-251-1281 Visit Us : www.digitalblocks.com