110 likes | 241 Views
EE 328 Digital Systems and Computer Design Wednesday, August 20, 2014. Topics Syllabus Introduction Quick EE 229 Review Design Space Homework See website Review basic combinational Verilog models for Friday. EE 328 Digital Systems and Computer Design Wednesday, August 20, 2014. Syllabus
E N D
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • Topics • Syllabus • Introduction • Quick EE 229 Review • Design Space • Homework • See website • Review basic combinational Verilog models for Friday
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • Syllabus • Introduction • digital systems
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • Introduction • computer design
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • EE 229 Review • combinational analysis • write logic expressions given circuit diagram • perform timing analysis • perform power requirements analysis • combinational synthesis • given problem • derive expression / truth table • derive minimal expression / logic diagram • implement meeting timing and power constraints
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • EE 229 Review • combinational medium and large-scale functions • multiplexers / demultiplexers • decoders / encoders • adders & subtracters • comparators • programmable devices
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • EE 229 Review • sequential machine analysis • given circuit write excitation and output expressions • derive next-state functions • construct state table / state diagram • construct timing diagram
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • EE 229 Review • sequential machine synthesis • Given Problem • draw state diagram • construct state table • choose method, flip-flops and assign states • write excitation and output expressions • implement meeting timing and power constraints
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • Design Space • target technologies • parameters • Integrated Circuits • “chips” • levels of integration • SSI: less than 10 gates • MSI: 10 to 100 gates • LSI: 100 to a few thousand gates • VLSI: several thousand gates to hundreds of millions of gates
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • CMOS • complementary metal-oxide semiconductor • high performance at low power • Technology Parameters • fan-in • fan-out • noise margin • cost • propagation delay • power consumption
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • Gate Propagation Time • high-to-low time: tPHL • low-to-high time: tPLH • transport delay • inertial delay • inherent delay • load delay: due to capacitance loading
EE 328 Digital Systems and Computer DesignWednesday, August 20, 2014 • Flip-Flop Timing • setup time: ts • hold time: th • minimum clock pulse width: tw • propagation delay: tPHL, tPLH, tpd