1 / 36

# Unit 9 Multiplexers, Decoders, and Programmable Logic Devices - PowerPoint PPT Presentation

Unit 9 Multiplexers, Decoders, and Programmable Logic Devices. Ku-Yaw Chang canseco@mail.dyu.edu.tw Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh University. Contents. 9.1 Introduction 9.2 Multiplexers 9.3 Three-State Buffers

I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.

## PowerPoint Slideshow about 'Unit 9 Multiplexers, Decoders, and Programmable Logic Devices' - baakir

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

### Unit 9Multiplexers, Decoders, and Programmable Logic Devices

Ku-Yaw Chang

canseco@mail.dyu.edu.tw

Assistant Professor, Department of Computer Science and Information Engineering

Da-Yeh University

9.1 Introduction

9.2 Multiplexers

9.3 Three-State Buffers

9.4 Decoders and Encoders

9.6 Programmable Logic Devices

9.7 Complex Programmable Logic Devices

9.8 Field Programmable Gate Arrays

Fundamentals of Logic Design

• A general name for a digital integrated circuit capable of being programmed to provide a variety of different logic functions

Fundamentals of Logic Design

• Performs the same basic function as a ROM

• n inputs and m outputs

• m functions of n variables

• Differences in internal organization

• The decoder is replaced with an AND array

• OR array

• PLA : a sum-of-product expression

• ROM : truth table

Fundamentals of Logic Design

Fundamentals of Logic Design

Fundamentals of Logic Design

Fundamentals of Logic Design

Fundamentals of Logic Design

• f1 = a’bd + abd + ab’c’ + b’c

• f2 = c + a’bd

• f3 = bc + ab’c’ + abd

Fundamentals of Logic Design

Fundamentals of Logic Design

• PLA Table

• Each row represents a general product term.

• 0, 1, or more rows may be selected.

• ROM Truth Table

• Each row represents a minterm.

• Exactly one row will be selected.

Fundamentals of Logic Design

• Programmed at the time of manufacture

• Field-programmable PLAs (FPLAs)

• Use electronic charges to store a pattern in the AND and OR arrays

• An FPLA with 16 inputs, 48 product terms and 8 outputs

• 8 functions of 16 variables

• Total number of product terms does not exceed 48

Fundamentals of Logic Design

• PAL

• a special case of PLA

• AND array is programmable

• OR array is fixed

• Less expensive

• Easier to program

Fundamentals of Logic Design

• A buffer is used

• To drive many AND gate inputs

Fundamentals of Logic Design

• Connections to the AND gate inputs are represented by X’s

Fundamentals of Logic Design

Fundamentals of Logic Design

• The logic equations for the full adder are

Sum = X’Y’Cin + X’YC’in + XY’C’in + XYCin

Cout = XCin + YCin + XY

Fundamentals of Logic Design

Fundamentals of Logic Design

9.1 Introduction

9.2 Multiplexers

9.3 Three-State Buffers

9.4 Decoders and Encoders

9.6 Programmable Logic Devices

9.7 Complex Programmable Logic Devices

9.8 Field Programmable Gate Arrays

Fundamentals of Logic Design

• As integrated circuit technology continues to improve, more and more gates can be placed on a single chip.

• Complex Programmable Logic Devices (CPLDs)

• When storage elements such as flip-flops are also included on the same IC, a small digital system can be implemented with a single CPLD.

Fundamentals of Logic Design

9.1 Introduction

9.2 Multiplexers

9.3 Three-State Buffers

9.4 Decoders and Encoders

9.6 Programmable Logic Devices

9.7 Complex Programmable Logic Devices

9.8 Field Programmable Gate Arrays

Fundamentals of Logic Design

• FPGA

• An IC contains an array of identical logic cells with programmable interconnections

• The user can program

• Functions realized by each logic cell

• Connections between the cells

Fundamentals of Logic Design

Fundamentals of Logic Design

• CLB

• Two function generators

• Four inputs

• Can implement any function of up to four variables

• Implemented as lookup tables (LUTs)

• Two flip-flops

• Various multiplexers for routing signals within the CLB

Fundamentals of Logic Design

Fundamentals of Logic Design

Fundamentals of Logic Design

Decomposition of Switching Functions

• To implement a switching function of more than four variables using 4-variable function generator

• The function must be decomposed into subfunctions

• Each subfunction requires only four variables

Fundamentals of Logic Design

• Expand a function of the variables a,b,c, and d about the variable a :

f(a,b,c,d) = a’ f(0,b,c,d) + af(1,b,c,d)

= a’ f0 + af1

• f0 = f(0,b,c,d): replace a with 0 in f(a,b,c,d)

• f1 = f(1,b,c,d): replace a with 1 in f(a,b,c,d)

Fundamentals of Logic Design

f(a,b,c,d)

= c’d’ + a’b’c + bcd + ac’

= a’ (c’d’ + b’c + bcd) + a (c’d’ + bcd + c’)

= a’ (c’d’ + b’c + cd) + a (c’ + bd)

= a’ f0 + af1

Fundamentals of Logic Design

Fundamentals of Logic Design

• General form : expanding an n-variable function about the variables xi :

f(x1 , x2 ,…, xi-1 , xi ,xi+1 ,…, xn)

= xi ’ f(x1 , x2 ,…, xi-1 , 0,xi+1 ,…, xn) + xi f(x1 , x2 ,…, xi-1 , 1,xi+1 ,…, xn)

= xi ’ f0 + xi f1

Fundamentals of Logic Design

f(a, b, c, d, e)

= a’ f(0, b, c, d, e) + af(1, b, c, d, e)

= a’ f0 + af1

• Any 5-variable function can be realized using two 4-variable function generators and a 2-to-1 MUX.

Fundamentals of Logic Design

Fundamentals of Logic Design

• SIP

• Single In-line Package

• DIP

• Dual In-line Package

• PGA

• Pin Grid Array

• SIMM

• Single In-line Memory Module

• DIMM

• Dual In-line Memory Module

Fundamentals of Logic Design

U : Uninitialized

X : Unknown

0 : Logic 0 (driven)

1 : Logic 1 (driven)

Z : High impedance

W : Weak 1

- : Don’t care

Supplement

Fundamentals of Logic Design

Homework #3 values:

• 9.7

• 9.8

• 9.13

• 9.1

• 9.2

• 9.3

• 9.4

Paper Submission, due on April 8, 2004.

Late submission will not be accepted.

Fundamentals of Logic Design