Loading in 5 sec....

Radar Processing with COTS ComponentsPowerPoint Presentation

Radar Processing with COTS Components

- 64 Views
- Uploaded on
- Presentation posted in: General

Radar Processing with COTS Components

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

H

H

F

F

F

F

F

F

F

F

F

H

LUT

LUT

F

F

F

F

F

F

F

F

F

F

H

F

[7:4]

0 k = 0

15 k = 15k

0 k = 0

15 k = 15k

X

X

F

F

F

F

F

F

F

F

F

F

H

F

A

D

D

F

F

F

F

F

F

F

F

F

F

H

F

X [7:0]

F

F

F

F

F

F

F

F

F

F

H

F

F

F

F

F

F

F

F

F

F

H

F

F

F

F

F

F

F

F

F

F

H

[3:0]

Buffer

F

F

F

F

F

F

F

F

F

F

H

F

F

F

F

F

F

F

F

F

F

H

Range

Compression

Range

Compression

Doppler

Filtering

H

Weight

Computation

F

F

F

F

F

F

F

F

F

F

Azimuth

Processing

Constant Coefficient Multiplier

4

12

12

8

16

Time-Domain Approach

8

4

12

n

4

D Q

D Q

D Q

D Q

xk0

xk1

xk2

xk3

n

+

D Q

+

D Q

+

D Q

+

D Q

Radar Processing with COTS Components

Jack M. West, Brian F. Veale, Jeffrey T. Muehring, and John K. AntonioTexas Tech UniversityDARPA Contract No. F30602-97-2-0297

Architecture of Prototype System

SAR Processing Flow

STAP Flow

VME

Annapolis

WildFire

SPARC

Mercury

RACE

PC

120 MB/sec

WildOne

120 MB/sec

120 MB/sec

...

...

PE

PE

PE

CN

CN

CN

Data

Transfer

Range

Data Source

Reconfigurable

Subsystem

DSP/GPP

Subsystem

Data

Sink

Data

Transfer

Range

Doppler

Azimuth Sectioned Convolutions

Azimuth

FFT Size

Channel

Overlap

Data

Transfer

Kernel

Size

Section

Range and Doppler Filtering on Reconfigurable Hardware

FPGA Inner Product Co-Processor

Generic Pipelined Multiplier

(16 - bit Floating Point Shown)

Exponents

Mantissas

Frequency-Domain Approach

Check For Zero Representation Logic

A(0) and B(10:1)

Mantissa Multiplier

FFT

Vector

Multiply

FFT

A(1) and B(10:0)

A(2) and B(10:0)

A(3) and B(10:0)

Exponent Adder

Communication Channels

A(4) and B(10:0)

A(5) and B(10:0)

GPP/

DSP

A(6) and B(10:0)

A(7) and B(10:0)

A(8) and B(10:0)

Add

A(9) and B(10:0)

A(10) and B(10:0)

* 102 Full Adders

* 12 Half Adders

Short Word Floating-Point Format

15

14

11 10

0

• • •

• • •

Normalization Logic

Exponent(3:0)

Mantissa(10:0)