1 / 6

SoD Lab Current Status – NCTU EE

SoD Lab Current Status – NCTU EE. Nelson Yen Chung Chang Department and Institute of Electronics, NCTU 2003/9/12. Outline. Previous Experience Current Plan. IP Core Design 2001. 2001 (Fall) September ~ 2002 January Instructor: Professor Chien-Wei Jen TAs: Kun-Bin Lee Yuan-Chung Lee

rowena
Download Presentation

SoD Lab Current Status – NCTU EE

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. SoD Lab Current Status – NCTU EE Nelson Yen Chung Chang Department and Institute of Electronics, NCTU 2003/9/12

  2. Outline • Previous Experience • Current Plan

  3. IP Core Design 2001 • 2001 (Fall) September ~ 2002 January • Instructor: • Professor Chien-Wei Jen • TAs: • Kun-Bin Lee • Yuan-Chung Lee • Jih-Ying Lin • Nelson Yen-Chung Chang • Tzung-Shian Yang • Contents • 3 hours lecture in each week • 4 Labs • Homework • HW#1: Baseline JPEG Software Encoder: ARMulator (2 weeks) • HW#2: Baseline JPEG Software Encoder: Integrator (2 weeks) • HW#3: Virtual Prototyping of JPEG Software Encoder (2 weeks) • HW#4: Soft IP for JPEG Software Encoder (3 weeks)

  4. IP Core Design 2002 • 2002 (Fall) September ~ 2003 January • Instructor: • Professor Chien-Wei Jen • TAs: • Kun-Bin Lee • Nelson Yen-Chung Chang • Yu-Ming Chang • Hao-Yun Chin • Contents • 3 hours lecture in each week • 6 Labs • Homework • HW#1: Software Implementation of Target IP (2 weeks) • HW#2: Software Implementation Optimized for ARM Integrator Environment (2 weeks) • HW#3: Digital IP Authoring (2 weeks) • HW#4: Rapid Prototyping (3 weeks)

  5. Outline • Previous Experience • Current Plan

  6. SoC Design Lab 2004 • 2004 Spring • Instructor: • Professor Tian-Sheuang Chang • Notes: • Lab oriented • Using tools of later version • Xilinx ISE 4.1i (or 5.1i) for Rapid prototyping • Simpler work flow • Less error prone • Faster

More Related