1 / 22

Sequence Alignment with Traceback on Reconfigurable Hardware

Sequence Alignment with Traceback on Reconfigurable Hardware. Author :Scott Lloyd and Quinn O. Snell Publisher/Conf : 2008 International Conference on Reconfigurable Computing and FPGAs Speaker : De-yu-Chen Data : 2010.5.5. Introduction (1/2).

odessa-love
Download Presentation

Sequence Alignment with Traceback on Reconfigurable Hardware

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Sequence Alignment with Traceback on Reconfigurable Hardware Author :Scott Lloyd and Quinn O. Snell Publisher/Conf : 2008 International Conference on Reconfigurable Computing and FPGAs Speaker : De-yu-Chen Data : 2010.5.5

  2. Introduction (1/2) Most efforts to accelerate bio-sequence applications with hardware have focused on database searches.Given a query sequence, an entire genetic database is scanned looking for other sequences that are similar. Accelerating a database search is a simpler problem than alignment. Only the score for the comparison is computed by hardware in the forward scan, whereas alignment requires traceback in addition to the forward scan. The sequence comparison problem can be mapped to a linear systolic array of Processing Elements (PEs) requiring O(min(m,n)) space.

  3. Introduction (2/2) Unlike most acceleration methods that focus on sequence comparison, this research describes and evaluates a space- efficient, global sequence alignment and architecture that includes traceback for implementation on reconfigurable hardware. The algorithm is based on dynamic programming (NW algorithm), but partitions the problem into slices for the FPGA hardwareSince sequence lengths are often longer than the number of PEs available in a systolic array.

  4. Algorithm (1/) Let H denote the DP score matrix, The matrix fill occurs in a scan from upper left to lower right because of dependencies from neighboring elements.

  5. Algorithm (2/) During the forward scan, a pointer p belong to {DIAG, ABOVE, LEFT} indicates the current selection of the MAX function in Equation 1. The value of p is saved to the traceback matrix T, thus T[i, j] = p, Following the forward scan, traceback proceeds from T[m,n] to T[0,0], thereby determining the best alignment. The result is a list of edit operations e belong to {SUBSTITUTE, INSERT, DELETE}.

  6. Algorithm (3/) The forward scan consists of two fundamental scan procedures ScanPartial and ScanFull. 1. ScanFull(A, B, x, y, T) : The ScanFull procedure does not partition the DP matrix and produces a full matrix T of traceback pointers that refer to adjacent elements of H. In the other word, ScanFull is run NW algorithm.

  7. Algorithm (4/) 2. ScanPartial(A, B, x, y, R) : ScanPartial will compute H score matrix and R row pointer matrix. Given that p indicates the heritage of element H[i , j], the following recurrences for 1≦i≦m and 1≦j≦n determine R.

  8. Algorithm (5/) Example: S1=GCCCTAGCG S2=GCGCAATG R matrix

  9. Algorithm (6/9) Only the designated columns of R are actually stored, which correspond to the right-most columns of a slice.(H matrix not be stored)

  10. Algorithm (7/9) 3. TraceFull(A, B, x, y, T, E) : The TraceFull procedure alignment, T is traceback pointer matrix and E is operations(SUBSTITUTE, INSERT, DELETE). 4. TracePartial(A, B, x, y, R, E)

  11. Algorithm (8/9) Example: S1=GCCCTAGCGS2=GCGCAATG Suppose PEs=4. Step1:Call ScanPartial(S1, S2, 9, 8, R) : Designated columns

  12. Algorithm (9/10) Step2:Call TracePartial(S1, S2, 9, 8, R, E) :

  13. Algorithm (9/10) Step2:Call TracePartial(S1, S2, 9, 8, R, E) :

  14. Algorithm (9/10) Step2:Call TracePartial(S1, S2, 8, 7, R, E) :

  15. Algorithm (9/10) Step2:Call TracePartial(S1, S2, 8, 7, R, E) :

  16. Algorithm (9/10) Step2:Call TracePartial(S1, S2, 8, 7, R, E) :

  17. Algorithm (9/10) Step2:Call TracePartial(S1, S2, 8, 7, R, E) :

  18. Algorithm (10/10) Compare with NW algorithm :

  19. Architecture The global alignment accelerator is implemented using Qnet [9], an open-source packet-switched network architecture similar to DIMEtalk [18].

  20. Experimental (1/3) Three global alignment implementations are tested in the evaluation: • A software-only version of the algorithm presented in this paper.(NW algorithm) • A version accelerated by the FPGA • The Myers-Miller global alignment algorithm for an additional point of reference. Seq-Gen [1] produced varying lengths of test sequences ranging from 128 to 16383 symbols for the evaluation.

  21. Experimental (2/3)

  22. Experimental (3/3)

More Related