1 / 16

The Gigabit Link Interface Board Paschalis VICHOUDIS CERN PH-ESE-BE on behalf of the GLIB team

The Gigabit Link Interface Board Paschalis VICHOUDIS CERN PH-ESE-BE on behalf of the GLIB team ATLAS upgrade week - Phase-II Readout and modular electronics November 21, 2012. THE BOARD. FMC2. FMC1. MMC. FPGA. AMC. SFP x4. PWR. GbE PHY. CPLD. FLASH. SRAMs. ARCHITECTURE.

mae
Download Presentation

The Gigabit Link Interface Board Paschalis VICHOUDIS CERN PH-ESE-BE on behalf of the GLIB team

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. The Gigabit Link Interface Board Paschalis VICHOUDIS CERN PH-ESE-BE on behalf of the GLIB team ATLAS upgrade week - Phase-II Readout and modular electronics November 21, 2012

  2. THE BOARD FMC2 FMC1 MMC FPGA AMC SFP x4 PWR GbE PHY CPLD FLASH SRAMs

  3. ARCHITECTURE

  4. SETUPS

  5. AUXILIARY H/W Versatile Link FMC TTC FMC E-LINK FMC

  6. SETUPS REVISITED

  7. HISTORY • Mar-2010: 1stSpec draft • Sep-2010: Spec Approval • Jan-2011: 1st prototype • Aug-2011: 2nd prototype (GLIB v2) • Nov-2011: 1st release to beta users (HW/FW/SW) • May-2012: Feedback deadline for the final prototype • manufactured additional GLIB v2 (10pcs) to satisfy high demand • Jun-2012: Final prototype design (GLIB v3) • Sep-2012: Preproduction (2pcs) • Dec-2012: Production (40pcs)

  8. ACHIEVEMENTS • GBT FPGA HDL core improvements • Minimized the latency (20-bit MGT interface instead of 40) • Adapted the HDL core to Virtex-6 features for deterministic operation • Demonstration of GBT communication • between a GLIB and the GBT evaluation board • between two GLIB cards with unrelated clocks • Successful IPMI, GbE & PCIe operation in μTCA crate • Successful integration of commercial & custom FMC modules for I/O expansion • GLIB ecosystem is growing • Firmware architecture for facilitating user development • Available to all CERN users via SVN • Hardware delivered to users • - 12 prototype + 35 production GLIBs • Big interest from the community • - All production boards already reserved

  9. USERS & PROJECTS 12 pcs

  10. TESTBENCH

  11. FIRMWARE

  12. FIRMWARE SVN

  13. SOFTWARE

  14. SOFTWARE SVN

  15. GLIB in 2013 • Test interface with the new GBTX ASIC • Produce TTC FMC • Update GLIB firmware & documentation • Develop a higher density e-link FMC • Develop a demo μTCA system based on GLIB • Implement 10GbE interface using commercial FMC • Produce additional batches (on request)

  16. SUMMARY Although only less than 3 year old project, GLIB it is in a very advanced stage Boards are already delivered to users: CMS, ATLAS, ALICE, LHCb Big interest from the community: requests for boards from various institutes expect to see GLIB used in several projects in 2013 In Production phase: 40pcs will be produced by end 2012, already reserved More batches on request (10pcs minimum), 2250CHF/pc, 12 weeks delivery Important spin-offs: TTC FMC, significant improvements of GBT-FPGA HDL core

More Related