1 / 23

CASPER Packetised correlators

CASPER Packetised correlators. Jason Manley CASPER workshop 2009. Contents. Dataflow E ngine operations Present and future features Scalability Mapping to hardware Present and future deployments. CASPER DBE concept. CASPER DBE concept. Making full use of 10GbE ports.

isha
Download Presentation

CASPER Packetised correlators

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CASPER Packetised correlators Jason Manley CASPER workshop 2009

  2. Contents • Dataflow • Engine operations • Present and future features • Scalability • Mapping to hardware • Present and future deployments

  3. CASPER DBE concept

  4. CASPER DBE concept

  5. Making full use of 10GbE ports

  6. Making full use of 10GbE ports

  7. Clocking • Clocks: • Sampling synchronized at F engines, but clock not distributed to X engines. • X engines each run off independent local clock • Synchronized using global 1pps signal at ADCs • Propagated to X engines using out-of-band signaling on XAUI links • Headers labeling 10GbE Ethernet packet data

  8. F Engine Operations • Adding: • Delay compensation • Fringe rotation • Later: • Walsh switching DDC Channelize Quantize Reformat ADC

  9. F engines 2010

  10. X Engine Operations

  11. Correlator Overview

  12. How does it scale?

  13. FPGA roadmap • Processing power doubling every two years • V4 = ½ power requirements of V2Pro* * Manufacturers claim - Xilinx Inc.

  14. 1st generation: IBOB & BEE2 • IBOB F-engine, BEE2 X-engine. • Development stopped at 32 antennas, 200MHz. • Limited by single X engine length. • Could split across multiple FPGAs, but elect to move to ROACH instead.

  15. Generation 1.5: IBOB & ROACH • Currently up to 64 antennas. • Using existing IBOB F-engine, with ROACH X-engine. • Initial PAPER-SA deployment

  16. Generation 2: Pure ROACH • Expect completion towards end of 2009 • Anticipate designs up to 128 antennas • And bandwidths of 125MHz to 500MHz. • KAT-7, GMRT, ...

  17. Next generation: ROACH-II • MeerKAT • Over 1GHz bandwidth, more than 256 antennas • Uses Xilinx 11 tools.

  18. Existing systems: PAPER - Green Bank • 8 dual-pol antennas, 150MHz. • 1st Generation: one BEE2 & four IBOBs. • First deployment of packetized system. • Continuous upgrades.

  19. Existing systems: Northern Cross, Medicina, Italy • Designed and deployed in under 2 weeks. • 32 single-pol antennas, 32 MHz. • 1st Generation: • one BEE2 • eight IBOBs.

  20. New deployments: KAT-7 • 7 dual-pol antennas, 400MHz. • Pure ROACH. • New control and monitoring interface (KATCP), coarse delay, high speed output (less than 100ms). • Expected early 2010.

  21. New deployments: GMRT • 32 dual-pol inputs, 400MHz bandwidth. • Collaboration – shares design with KAT-7.

  22. New deployments: PSA-32/64/128 • PAPER in South Africa, staged deployment • Up to 256 antennas, 100MHz • Generation 1.5 (IBOB+ROACH) initially, • Generation 2.5 (ROACH + ROACH-II) eventually. • First field deployment of ROACH system. • Deployment starting next week!

  23. Jason Manley jason_manley@hotmail.com

More Related