Hv for sm surface testing
Download
1 / 8

HV for SM surface testing - PowerPoint PPT Presentation


  • 110 Views
  • Uploaded on

HV for SM surface testing. 2 nd Workshop on the Detector Control System for TRD University of Tsukuba Kengo Watanabe. Status. Iseg HV ・ Drift: 4 modules with 8 channels each ・ Anode: 1 module with 32 channels (Two independent modules with 16 channels)

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about ' HV for SM surface testing ' - ghalib


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
Hv for sm surface testing

HV for SM surface testing

2 nd Workshop on the Detector Control System for TRD

University of Tsukuba

Kengo Watanabe


Status
Status

  • Iseg HV

    ・Drift: 4 modules with 8 channels each

    ・Anode: 1 module with 32 channels

    (Two independent modules with 16 channels)

    ・Communication between devices and client

    has been established

  • FSM

    ・Standard HV state diagram plus error state

    implemented

    ・Panels for detector oriented nodes are ready


Iseg hv
Iseg HV

  • Operation by PVSS

    ・Iseg OPC server can communicate to Iseg

    devices

    ・PVSS can communicate to Iseg devices

    through the Iseg OPC server

  • Available data points

    ・Set and monitor the state of device’s power

    ・Set and monitor the voltage and the current

    values

    ・Monitor the ramping and the trip state


Standard hv state diagram
Standard HV state diagram

For stack and top

For channel and layer


Trd hv top panel
TRD HV top panel

FSM State Indicator

Simple monitoring panel open

Crate Control

Recipe Value

Module setting panel


Simple monitoring panel
Simple monitoring Panel

For Anode

For Drift


Single channel panel
Single Channel Panel

FSM State Indicator

Voltage and current indicator

Trending monitor

Setting Panel


Planning
Planning

  • Improve ramping state behavior

    ・Automatic chamber conditioning algorithm

    ex. Stop ramping near the trip value

  • Fix some FSM instabilities

    ・Unexpected states show up from time to time

  • Integrate into main DCS project (Jorge)

  • Install HV project to Munster


ad