1 / 21

basic Real Time Arbitrary Generator with Dynamic Memory

basic Real Time Arbitrary Generator with Dynamic Memory. By: Jonathan Cohen Itamar Friedman Instructor: Michael Yampolsky At the High Speed Digital System Lab. Real-Time Arbitrary Generator. Real-Time Arbitrary Generator. Design Presentation. Presentation main topics:

deron
Download Presentation

basic Real Time Arbitrary Generator with Dynamic Memory

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. basic Real Time Arbitrary Generator with Dynamic Memory • By: Jonathan Cohen • Itamar Friedman • Instructor: Michael Yampolsky • At the High Speed Digital System Lab Real-Time Arbitrary Generator

  2. Real-Time Arbitrary Generator Design Presentation • Presentation main topics: • General (-reminder) • Functional Spec • Design: • Main Architecture Dilemmas • Chosen Architecture • Time Schedule

  3. Real-Time Arbitrary Generator Our System – Reminder: DSP RTAG D/A • We make a sample wave on PC, store it on our board, and on trigger we produce the wave through D/A

  4. Real-Time Arbitrary Generator Reminder: • Our main Goal: • POC – basic Arbitrary Generator based on Dynamic Memory RTAG

  5. Real-Time Arbitrary Generator Functional SPEC: DSP • A C/C++ program: • Creates sample waves • sin, triangle, square • Uploads the wave to the RTAG • triggers the HW

  6. Real-Time Arbitrary Generator Functional SPEC: • 1: • Gets sample waves in • writes Commands: • Number of points • Data (the wave) • Gets the trigger command: • expendable 1 2 RTAG

  7. Real-Time Arbitrary Generator Functional SPEC: • 2: Sends Data (to DAC) : • synchronically • cyclic • output streaming frequency rate by request 1 2 RTAG

  8. Real-Time Arbitrary Generator D/A Functional SPEC: • DAC: • Gets 16 bit sample wave • Makes Analog wave – of course 

  9. Real-Time Arbitrary Generator Design – Main Dilemmas: • Handle memory refreshing by: • Self refreshing: • Splitting the data over all the memory, and accessing the data frequently. • Memory Controller: • an component that will refresh the memory, and data will be stored regularly.

  10. Real-Time Arbitrary Generator Design – Main Dilemmas: • One or Two clocks ? • One – for entire system • OR • Two – one for the RTAG, and another for the DAC • One wave for all frequency range OR to build a wave for each frequency ?

  11. Real-Time Arbitrary Generator Chosen Architecture: PC DAC PC - “DSP” C++ Program Wave Maker Controller Gidel Card FPGA- Altera , Clock=100MHz Reg DAC MC FIFO PLL DDR2

  12. Real-Time Arbitrary Generator • Main Idea: • All waves are generated by the “DSP” unit, then uploaded to DDR2 • The first wave points are uploaded to the FIFO unit • At trigger the Data streams from FIFO unit to the DAC through a Register Chosen Architecture :

  13. Real-Time Arbitrary Generator • Main Idea: • Almost all entities works with local clock at maximum frequency : 100 MHz • But – the Register works with an external clock, changing between 10Hz to 50 MHZ. Chosen Architecture :

  14. Real-Time Arbitrary Generator Controller functionality: • Main Idea: • controls the flow of data • “Talks” with: “DSP”, MC, FIFO, Reg • Routes sample waves from the DSP the MC • Routes the wave points to the FIFO. And controlling the FIFO.

  15. Real-Time Arbitrary Generator MC functionality: • Main Idea: • Controls the Memory (DDR2) • “Talks” with: Controller, DDR2, FIFO • Writes sample waves to DDR2 • Reads sample waves to DDR2 • Controls the DDR2: • refreshing • maintenance

  16. Real-Time Arbitrary Generator FIFO functionality: • Main Idea: • “Gateway” between Memory to • “Talks” with: Controller, DAC • Gets Data at 100 MHz • Pups Data at requested frequency (pll) • Indicates: full, empty, half

  17. Real-Time Arbitrary Generator • Main Idea: • User Interface. Creats commands to HW • “Talks” with: Controller, MC, PLL • makes vectors waves: sin, triangle, square • dsp_make_wave <int Npoints> <string wave> • Sends Waves to Controller • dsp_send_wave <int identifier> • Sends trigger to Controller: • dsp_send_trig DSP functionality :

  18. Real-Time Arbitrary Generator Time Schedule: 0weeks 14weeks • Tasks: • Presentations: • Final: • Thus Far - Final report Part A • Tasks for Second semester • Implementation: • RTAG infrastructure • A basic running system

  19. Real-Time Arbitrary Generator Time Schedule: • Implementation: • 1-6/6 : creating simple units • 7-15/6 : creating MC example • 16/6 : We are Here  • 17-20/6 : creating protocols • 20/6-24/7 : Exams period • 25-31/7 : implementing HW • 1-6/8 : implementing SW • 7-10/8: integration 0weeks 14weeks

  20. Real-Time Arbitrary Generator Time Schedule: 0weeks 14weeks • Next Semester: • Implementation • Verification, Testing, Reviewing • Final tuning • presentations & Final report

  21. Real-Time Arbitrary Generator See You Next Time: • Real Time Arbitrary Generator with dynamic memory • Jony & Ita • HS-DSL: Spring 2009

More Related