1 / 45

Logic Gate Delay Modeling -1

Logic Gate Delay Modeling -1. Bishnu Prasad Das Research Scholar CEDT, IISc, Bangalore bpdas@cedt.iisc.ernet.in. OUTLINE. Motivation Delay Model History Delay Definition Types of Models -RC delay Models -Logical Effort Limitation of Logical Effort Summary. Motivation.

bernadine
Download Presentation

Logic Gate Delay Modeling -1

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Logic Gate Delay Modeling -1 Bishnu Prasad Das Research Scholar CEDT, IISc, Bangalore bpdas@cedt.iisc.ernet.in

  2. OUTLINE • Motivation • Delay Model History • Delay Definition • Types of Models -RC delay Models -Logical Effort • Limitation of Logical Effort • Summary

  3. Motivation • Why Model is required? • For fast simulation • Solving differential equation is difficult • For creating optimal design • Real design will be always more costly and time consuming.So model is used to simulate the system before actual implementation.

  4. Types of Models • Physical Models • Based on Physical phenomena of device • Empirical Models • Based on curve fitting ( i.e. Quadratic,Cubic etc.) • No physical significance. • Table Models • Storing the data in a Lookup Table • Do interpolation between stored data

  5. Delay Model History Courtesy : Synopsys

  6. Delay Definitions • tpdr: rising propagation delay • From input to rising output crossing VDD/2 • tpdf: falling propagation delay • From input to falling output crossing VDD/2 • tpd: average propagation delay • tpd = (tpdr + tpdf)/2 • tr: rise slew • From output crossing 0.2 VDD to 0.8 VDD • tf: fall slew • From output crossing 0.8 VDD to 0.2 VDD

  7. Delay Definitions • tcdr: rising contamination delay • From input to rising output crossing VDD/2 • tcdf: falling contamination delay • From input to falling output crossing VDD/2 • tcd: average contamination delay • tpd = (tcdr + tcdf)/2

  8. Delay Definitions • tpdr: rising propagation delay • From input to rising output crossing VDD/2 • tpdf: falling propagation delay • From input to falling output crossing VDD/2 • tpd: average propagation delay • tpd = (tpdr + tpdf)/2 • tr: rise time • From output crossing 0.2 VDD to 0.8 VDD • tf: fall time • From output crossing 0.8 VDD to 0.2 VDD

  9. Delay Definitions • tcdr: rising contamination delay • From input to rising output crossing VDD/2 • tcdf: falling contamination delay • From input to falling output crossing VDD/2 • tcd: average contamination delay • tpd = (tcdr + tcdf)/2

  10. RC Delay Models • Use equivalent circuits for MOS transistors • Ideal switch + capacitance and ON resistance • Unit nMOS has resistance R, capacitance C • Unit pMOS has resistance 2R, capacitance C • Capacitance proportional to width • Resistance inversely proportional to width

  11. Example: 3-input NAND • Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).

  12. Example: 3-input NAND • Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).

  13. Example: 3-input NAND • Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).

  14. 3-input NAND Caps • Annotate the 3-input NAND gate with gate and diffusion capacitance.

  15. 3-input NAND Caps • Annotate the 3-input NAND gate with gate and diffusion capacitance.

  16. 3-input NAND Caps • Annotate the 3-input NAND gate with gate and diffusion capacitance.

  17. Elmore Delay • ON transistors look like resistors • Pullup or pulldown network modeled as RC ladder • Elmore delay of RC ladder

  18. Example: 2-input NAND • Estimate worst-case rising and falling delay of 2-input NAND driving h identical gates.

  19. Example: 2-input NAND • Estimate worst-case rising and falling delay of 2-input NAND driving h identical gates.

  20. Example: 2-input NAND • Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates.

  21. Example: 2-input NAND • Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates.

  22. Example: 2-input NAND • Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates.

  23. Example: 2-input NAND • Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates.

  24. Delay Components • Delay has two parts • Parasitic delay • 6 or 7 RC • Independent of load • Effort delay • 4h RC • Proportional to load capacitance

  25. Contamination Delay • Best-case (contamination) delay can be substantially less than propagation delay. • Ex: If both inputs fall simultaneously

  26. Layout Comparison • Which layout is better?

  27. Delay in a Logic Gate • Express delays in process-independent unit • Delay has two components • f is due to external loading • p is due to self loading τ = 3RC = FO1 delay without parasitic delay

  28. Delay in a Logic Gate • Express delays in process-independent unit • Delay has two components • Effort delayf = gh (a.k.a. stage effort) • Again has two components τ = 3RC = FO1 delay without parasitic delay

  29. Delay in a Logic Gate • Express delays in process-independent unit • Delay has two components • Effort delay f = gh (a.k.a. stage effort) • Again has two components • g: logical effort • Measures relative ability of gate to deliver current • g 1 for inverter τ = 3RC = FO1 delay without parasitic delay

  30. Delay in a Logic Gate • Express delays in process-independent unit • Delay has two components • Effort delay f = gh (a.k.a. stage effort) • Again has two components • h: electrical effort = Cout / Cin • Ratio of output to input capacitance • Sometimes called fanout τ = 3RC = FO1 delay without parasitic delay

  31. Delay in a Logic Gate • Express delays in process-independent unit • Delay has two components • Parasitic delay p • Represents delay of gate driving no load • Set by internal parasitic capacitance τ = 3RC = FO1 delay without parasitic delay

  32. Effort Delay • Logical Effort g = Cingate/Cin_unit_inv • Electrical Effort h = Cout / Cingate • f = g*h = (Cingate/Cin_unit_inv)*(Cout / Cingate) = (Cout / Cin_unit_inv) • (Dactual)ext = g*h * τ = (Cout / Cin_unit_inv)*3*R*C = (Cout / Cin_unit_inv)*R*Cin_unit_inv = Cout*R

  33. Computing Logical Effort • DEF: Logical effort is the ratio of the input capacitance of a gate to the input capacitance of an inverter delivering the same output current. • Measure from delay vs. fanout plots • Or estimate by counting transistor widths

  34. Catalog of Gates • Logical effort of common gates

  35. Catalog of Gates • Parasitic delay of common gates • In multiples of pinv (1)

  36. Delay Plots d = f + p = gh + p

  37. Delay Plots d = f + p = gh + p • What about NOR2?

  38. Example: Ring Oscillator • Estimate the frequency of an N-stage ring oscillator Logical Effort: g = Electrical Effort: h = Parasitic Delay: p = Stage Delay: d = Frequency: fosc =

  39. Example: Ring Oscillator • Estimate the frequency of an N-stage ring oscillator Logical Effort: g = 1 Electrical Effort: h = 1 Parasitic Delay: p = 1 Stage Delay: d = 2 Frequency: fosc = 1/(2*N*d) = 1/4N

  40. Example: FO4 Inverter • Estimate the delay of a fanout-of-4 (FO4) inverter Logical Effort: g = Electrical Effort: h = Parasitic Delay: p = Stage Delay: d =

  41. Example: FO4 Inverter • Estimate the delay of a fanout-of-4 (FO4) inverter Logical Effort: g = 1 Electrical Effort: h = 4 Parasitic Delay: p = 1 Stage Delay: d = 5 The FO4 delay is about 200 ps in 0.6 mm process 60 ps in a 180 nm process f/3 ns in an fmm process

  42. Multistage Logic Networks

  43. Limits of Logical Effort • Chicken and egg problem • Need path to compute G • But don’t know number of stages without G • Simplistic delay model • Neglects input rise time effects • Interconnect • Iteration required in designs with wire • Maximum speed only • Not minimum area/power for constrained delay

  44. Summary • RC Delay Model • Delay measurement using Logical Effort Method • Gate sizing using Logical Effort for minimum delay • Limitations of Logical Effort

  45. Reference • N. H. E. Weste and D. Harris, “CMOS VLSI Design, A circuits and Systems Perspective” 3rd edition Pearson Addison Wesley • Rabaey, Chandrakasan and Nikolic, “Digital Integrated Circuits, a Design Perspective”, Pearson Education

More Related