1 / 22

MDE based FPGA physical Design Fast prototyping with Smalltalk

MDE based FPGA physical Design Fast prototyping with Smalltalk. Ciprian Teodorov, Loïc Lagadec Loic.lagadec@univ-brest.fr Lab-STICC MOCS UMR 3192. FPGAs. “Flexible” hardware Time to market. Hard to program Hard to debug. Compute node. i1. µP. LUT. I1-i2. E/S. LUT. LUT. i2. LUT.

benson
Download Presentation

MDE based FPGA physical Design Fast prototyping with Smalltalk

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. MDE based FPGA physical DesignFast prototyping with Smalltalk Ciprian Teodorov, Loïc Lagadec Loic.lagadec@univ-brest.fr Lab-STICC MOCS UMR 3192

  2. FPGAs “Flexible” hardware Time to market Hard to program Hard to debug Compute node i1 µP LUT I1-i2 E/S LUT LUT i2 LUT i1 LUT LUT I1+i2 i2 Programmable interconnection LUT LUT LUT

  3. FPGAs “Flexible” hardware Time to market Hard to program Hard to debug • EDA required ! • C to circuit • Debug • Benchmarking

  4. Our Smalltalk-based EDA legacy

  5. Legacy backfires • Early developments (MADEO) started in 1996 • Fast evolving domain (Moore + Murfy) • Refactoring is not enough to keep in the race • We have to re-design our framework

  6. New direction • We need to shift from • a generic solution to be tailored on demand • To • a repository of model, algorithms, components • In order to deliver • Performances • Scalability • Flexibility • Durability 1 2

  7. LEGACY

  8. Front end C code • High level synthesis (compilation) • Ressources allocation (logic synthesis) Circuit

  9. Programming an FPGA in 4 steps

  10. ADL Based EDA generators Spécification Architecture Architecture specification ADL Description Exploration Application HW Prototype Synthesizer Compiler P&R Bitstream generator HW Prototype Configuration Controller Testbenches Testbenches Compilation Synthesis/Compilation Simulation Simulation Validation Validation 10

  11. Our flow Context Resources Zone Zone Zone ADL Description Reconfigurable zones description Behavioral code Bitstream model Resource model Configuration model Bistream Architecture VHDL Configuration controller Prototype 11 Simulation & synthesis

  12. Some examples 12

  13. RE-DESIGN

  14. Goal oriented view extraction

  15. Tool engine

  16. Models as common vocabulary

  17. Combinational circuit modeling

  18. Target modeling

  19. Re-design / copy down

  20. CONCLUSION

  21. Let’s try to summarize • Succes: target, tool flow

  22. Conclusion • Future work: • Tools integration (eg Mondrian integration) • Performances improvement • Test coverage • Algorithm pick and play GUI • Thank you for your attention

More Related