1 / 6

Liaison Report JEDEC JC-61

Liaison Report JEDEC JC-61. Benno Ritter Philips September 13 th 2002. Status. Currently 42 member companies with a total of >120 participating members and alternates Last meeting in Sunnyvale, CA on September 5th and 6th 22 participating companies

vinnie
Download Presentation

Liaison Report JEDEC JC-61

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Liaison Report JEDEC JC-61 Benno Ritter Philips September 13th 2002 Benno Ritter, Philips

  2. Status • Currently 42 member companies with a total of >120 participating members and alternates • Last meeting in Sunnyvale, CA on September 5th and 6th • 22 participating companies • Next meeting in July 7th – 8th in Koloa, HI before the IEEE meeting (same hotel) www.jedec.org • Documents finished: • Procedure and Operating Rules • MRD for both interface • TRD for both interfaces • Welcome Information Package Benno Ritter, Philips

  3. Current Proposals • RF – BB Interface • Philips (PHY of Serial ATA) • Channel Technologies (6 line digital differential) • nVidea (8 line digital differential) • MAC – PHY Interface • Channel Technologies (6 line digital differential) Benno Ritter, Philips

  4. Characteristics • All proposals • High speed serial data • Differential ( for >50cm distance ) • Data rates in the order of 1.2 – 1.6 Gbps • Extension to higher data rates by adding lines • Protocols are very similar • Differences • Embedded versus separate clock (additional lines) • 3 of PLLs • Reusability of existing IP blocks • Clock frequency • Necessary logic for data packetizing/de-packetizing Benno Ritter, Philips

  5. Next Steps • Discuss system implications of embedded versus non-embedded clock • Continue to foster merger opportunities • Clarification of IP situation for proposals • Ballot on clocking scheme  Leads to baseline proposal before the November meeting Benno Ritter, Philips

  6. Proposed Timeline Q2’02 Q3’02 Q4’02 Q1’03 Public Call for Proposals Approve MRD & TRD Review Proposals Select Idea by Vote Match Idea to MRD/TRD Create Written Standard Approve Standard Benno Ritter, Philips

More Related