SEU. =. High-level circuit description. alpha +. VSS. VDD. 0. 1. V=IR. Logic synthesis. I. p +. p +. n +. n +. R. +. Logic optimization. -. +. -. n -. +. IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-based FPGAs. -. +. -. Sensitive Area. V. SDC.
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
High-level circuit description
+IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-based FPGAs
Zhe Feng1, Naifeng Jing2, GengSheng Chen3, Yu Hu4, and Lei He1
1. Electrical Engineering Department, University of California, Los Angeles 2. School of Microelectronics, Shanghai Jiao Tong University
3. State Key Lab of Application Specific Circuits and Systems, Fudan University, Shanghai, China 4. Electrical and Computer Engineering Department, University of Alberta
Email: firstname.lastname@example.org; email@example.com
Not effected by the SEU!
Observability Don’t-cares with a=1&b=1
Single Event Upset (SEU)
SRAM-based Field Programmable Gate Arrays (FPGAs) are vulnerable to Single Event Upsets (SEUs). We show that a large portion (40%-60% for the circuits in our experiments) of the total used LUT configuration bits are don’t care bits, and propose to decide the logic values of don’t care bits such that Soft Error Rate (SER) is reduced. Our approaches are efficient and do not change LUT level placement and routing. Therefore, they are suitable for design closure. For the ten largest combinational MCNC benchmark circuits mapped for 6-LUTs, our approaches obtain 20% chip level Mean Time To Failure (MTTF) improvements, compared to the baseline mapped by Berkeley ABC mapper, which is 3× more improvements compared to the existing best in-place IPD algorithm.
SEUs are created equally but not propagated equally.
Figure thanks to Joseph Fabula et al. Xilinx
Our approach decides states of SDC bits in all LUTs to increase the likelihood of masking soft errors in the their fanin cones thereby to improve the reliability of the circuit.
Assigning Satisfiability Don’t Care (SDC) bit to a different value does not change logic function, placement and routing, but it may reduce SER.
In-Place Re-synthesis Flow
Satisfiability Don’t Care Ratio
Obtain 20% chip level MTTF improvements, compared to the baseline mapped by Berkeley ABC mapper, which is 3x more improvements when compared to the existing best in-place IPD algorithm.
On average, 50.8% LUT bits are don’t cares when MCNC benchmark circuits are mapped to 6-input LUTs