html5-img
1 / 23

Digital Design

Digital Design. Jeff Kautzer Univ Wis Milw. Review of Medium Scale Integration (MSI) Logic Circuits. Common digital system tasks are commercially available as MSI logic devices in many different TTL and CMOS families

theresa-yolanda
Download Presentation

Digital Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Digital Design Jeff Kautzer Univ Wis Milw

  2. Review of Medium Scale Integration (MSI) Logic Circuits • Common digital system tasks are commercially available as MSI logic devices in many different TTL and CMOS families • Functions such as decoding/encoding, multiplexing, demultiplexing, comparison, arithmetic, code converting, and data busing

  3. Decoders A decoder accepts a set of inputs that represents a binary number and activates only the output that corresponds to that input number. General decoder diagram

  4. 3-line-to-8-line (1-of-8) decoder, Active High

  5. Typically decoders have ENABLE inputs used to control operation • All ENABLE inputs must be satisfied for an output to be active

  6. Enables can be used to cascade into larger decoders Example: Four 74ALS138s forming a 1-of-32 decoder

  7. The 7442 style BCD-to-decimal decoder • One output is active based on the Binary Coded Decimal input value

  8. Counter/decoder combination can be used to provide timing and sequencing operations

  9. Encoders A encoder is a decoder in reverse, that is, it accepts a single active input from an input set, and delivers an N-Bit code corresponding to which input was active. General encoder diagram.

  10. Logic circuit for an octal-to-binary (8-to-3) active lowencoder. For proper operation, only one input should be active at one time.

  11. A priority encoder has special logic to ensure that when two or more inputs are activated, the output code will correspond to the highest-numbered input. 74147 style decimal-to-BCD priority encoder.

  12. Priority encoder application as a switch encoder. NOTE: Switches must be debounced (not shown)!

  13. Priority Encoder Application: Keyboard entry of 3-digit number into storage registers with proper debounce and clear function

  14. Multiplexers A multiplexer (MUX) is a circuit that selects 1 input from a set based on the selection code input. Functional diagram of a digital multiplexer (MUX)

  15. Simple Two-input multiplexer gate level design

  16. Four-input multiplexer

  17. 74151 Style 8-input multiplexer with complementary output

  18. Two 74HC151s combined to form a 16-input multiplexer.

  19. 74157 Style Quad Two-Input MUX

  20. Data Routing MUX Application System for displaying two multidigit BCD counters one at a time.

  21. Parallel-to-Serial MUX Application Parallel-to-serial converter; waveforms for X7X6X5X4X3X2X1X0 = 10110101 JK’s used as Toggle Flip-flop Ripple Counter

  22. Operation Sequencing MUX/Decoder Application Seven-step control sequence Starts by filling tank1, when full it toggles to fill tank 2, etc.

  23. Logic Function Generation MUX Application MUX used to implement a canonical SOP logic function

More Related