Buffer Manager for Pre-prototype

1. Buffer Manager for Pre-prototype Jinyuan Wu For BTeV collaboration June. 2002

2. Buffer Manager

3. Data Path of Buffer Manager • PTA to FIFO to DSP • DSP to PTA

4. InBuff DSP0 FIFO OutBuff Header Check Header InBuff DSP1 0 2 1 DSPSEL S4STEPS OutBuff 3 DSP2 Count & Flag DSP3

5. Data Format DATA Word Count: 16 bits + Time Stamp: 15 bits 89abcdef Header: 64 bits total 76543210 16x10^18 combinations at 7 MHz need 2x10^12 sec to match, i.e. 10,000 years

6. Rotation Priority Selection DSP0 DSP0 DSP0 DSP0 DSP1 DSP1 DSP1 DSP1 DSP2 DSP2 DSP2 DSP2 DSP3 DSP3 DSP3 DSP3

7. DSP Loading (Using priority selection scheme) (Using rotation priority selection scheme) DSP0 DSP1 DSP2 DSP3

8. InBuff DSP0 FIFO OutBuff Header Check Header InBuff DSP1 OBFSEL S4STEPS OutBuff DSP2 PTA DSP3

9. Loop Back • DSP-in-DSP-out • PTA-in-PTA-out • Dummy cable for PTA-out-PTA-in • Dummy module for DSP-out-DSP-in

10. PTA InBuff DSP0 FIFO OutBuff Header Check Header InBuff DSP1 OBFSEL S4STEPS OutBuff DSP2 PTA DSP3

11. Cascade Pre-prototype • PTA out of pre-prototype #1 to PTA in of pre-prototype #2

12. PTA PTA FIFO FIFO Header Check Header Header Check Header OBFSEL S4STEPS OBFSEL S4STEPS PTA PTA

13. The End Thanks