km3net clbv2
Download
Skip this Video
Download Presentation
KM3NeT CLBv2

Loading in 2 Seconds...

play fullscreen
1 / 13

KM3NeT CLBv2 - PowerPoint PPT Presentation


  • 121 Views
  • Uploaded on

KM3NeT CLBv2. CLBv2. CLBv2-Proto Status Before proceeding to CLBv2-Proto2…. CLBv2\_Proto DEMO (Yesterday). Timing Demo (SPEC-DIO / CLBv2) White Rabbit 1 ns accurate See also: http://pi1222.physik.uni-erlangen.de/Electronics/35 Ethernet Demo (Linux PC + Optical Network card / CLBv2)

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about 'KM3NeT CLBv2' - tanith


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
clbv2
CLBv2
  • CLBv2-Proto Status
  • Before proceeding to CLBv2-Proto2…
clbv2 proto demo yesterday
CLBv2_Proto DEMO (Yesterday)
  • Timing Demo (SPEC-DIO / CLBv2)
    • White Rabbit 1 ns accurate
    • See also: http://pi1222.physik.uni-erlangen.de/Electronics/35
  • Ethernet Demo (Linux PC + Optical Network card / CLBv2)
    • Ping and basic UDP packet transfer (same as described in https://docs.google.com/a/km3net.de/document/d/1m7cePSND1q4xHkX-Y96CDXsBKivap8j55cWaLbH7mjw/edit)
    • aap

PPS

PPS

near future timing and ethernet
Near future: timing and Ethernet
  • White Rabbit Switch
  • Use switch as is:
    • no broadcast (yet)
    • Standard firmware/software

10MHz

PPS

PPS

PPS

Timing Reference

Grand Master Mode

white rabbit timing
White Rabbit timing
  • Determine clock stability
  • Use a proper master clock
    • external PPS and 10 MHz reference
      • 10 MHz Rubidium standard + KC705 as PPS source “= divide by 10.000.000”
    • SPEC in grand master mode
    • Or WR Swtich-v3…

Sloppy first order measurement: time between PPS

(horizontal 20 ps/div)

before proceeding to clbv2 proto2
Before proceeding to CLBv2-Proto2
  • Apart from the listing “KM3NeT_ELEC_2014_001_Doc-Prototype_design_changes_ELEC_draft”
    • Just received a warning possible reset issue with the CDCM61004 (GSI, Stefan Rauch; need to investigate further…)
  • Electrical issues
  • Mechanical issues
electrical issues
Electrical Issues
  • 1 Gbit flash issue
      • BPI flash instead of SPI flash?
  • Determine timing margin
      • Constraints 125 MHz + 10% = 140 MHz (P&R for XC160T-1 of current design seems successful)
      • Try Slow-Slew rate to suppress noise?
  • System test
      • Readout of a complete assembled (½) DOM including PMT’s (needs integrated firmware, embedded & DAQ software, shore station and rudimentary optical network)
      • Verify:
        • Throughput
        • Noise
      • Form a system test we also learn to setup a proper test procedure
        • Write a test procedure document
        • Write test software / Build test equipment
  • EMI
      • We did our best to have a clock-enable on the Octopus boards to avoid noise on the PMT bases.
      • How noisy is the CLBv2?
      • We don’t want to spoil the 24 bit Piezo ADC (a 144 DB signal/noise ratio!)
      • This may lead to a mechanical issue (reversing component side of the PCB and/or extra shielding)
mechanical issues
Mechanical Issues
  • Apart from the listing “KM3NeT_ELEC_2014_001_Doc-Prototype_design_changes_ELEC_draft”
  • Holes around the FPGA to mount an industry standard heat sink?
      • choose a proper heat-sink
      • sort out the mechanical structure
  • Consider alternative SFP location
      • solve fiber routing issue
      • try the molex SFP flex rigid, later probably design custom SFP flex rigid to serve our needs.
  • Get rid of the RJ45 connectors (Piezo & Hydrophone)
      • Piezo is mounted on the octopus board so this is no longer needed on the CLBv2?
      • Hydrophone only uses two signals “Clk” and “AES_OUT” plus power. Use a smaller connector and remove RS485 (saves money, power and noise?).
      • How does the hydrophone fit in mechanically anyhow?
  • EMI
      • Verify readout of a complete assembled DOM including PMT’s (needs integrated firmware, embedded & DAQ software, shore station and rudimentary optical network)
      • Extra shieling needed?
roadmap towards clbv2 proto2
Roadmap towards CLBv2-Proto2
  • Firmware integration (WRPC, IPMUX, LM32_2nd, State Machine, TDCs, Hydro, Multi-boot)
  • Embedded software (+ connection to WR embedded software)
  • Rudimentary optical network
    • one point to point link, 2 SFP’s
    • Note that the Molex SFP tail must be used since the SFP cage will no longer be accessible once the DOM is assembled
  • Rudimentary shore station (one WR switch V3)
  • DAQ software
  • As least 19 PMT’s and bases
  • 1 Octopus large, 1 Octopus small
  • Piezo, Hydrophone, Nanobeacon, AHRS
  • ½ DOM integration
  • Test & learn!
general remark
General remark
  • There must be knowledge transfer from 7-Solutions to the collaboration.
  • To my opinion, the best way to do this is to repeated the 7-solutions work at different locations:
    • All partners gain knowledge (including 7-Solutions)
    • We have multiple test sites
  • My first step towards this is to use a WR switch as is and later change firmware/software…
clocking
Clocking

PhaseCompensatedClocks

ad