1 / 7

Comprehensive Task List for KM3NeT Project — Focus on System Testing and Timing Issues

This document outlines the current and upcoming tasks for the KM3NeT project, particularly focusing on critical issues related to system testing, timing analysis, and compliance with design specifications. Current priorities include resolving the NS issue, adding boot sources, inspecting I2C timing issues, and preparing for EMI tests. Collaboration with universities for clock stability testing and calibration parameters measurement is also emphasized. A systematic approach is essential for tackling complex challenges, ensuring component alignment, and verifying communication protocols.

jamal-richard
Download Presentation

Comprehensive Task List for KM3NeT Project — Focus on System Testing and Timing Issues

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. KM3NeT CLBv2

  2. Peters to do list: • Currently: • Solve 4 ns issue (seems to be a very tough one!) • Add Multi boot sources to LM32_2nd and test SPI Flash • Soon: • Add StMachine, TDC sources to top level schematic • Add AES sources to top level schematic • Inspect I2C timing issue with Octopus • Clock stability test (in cooperation with University of A’dam) • Get experience with measuring calibration parameters (in cooperation with Mar van der Hoek) • Prepare for system test • EMI test

  3. WR Switch:PPS Timing issue when sending bunches • This issue needs to be understood and sorted out! • Greg Daniluk (ep-tx_framer.vhd) PPS aligned (Okay) PPS Switch PPS CLBv2 In steps of 4 ns (@ 1 second pace) PPS rising edges get de-aligned Until -826 ns is reachedand in steps of 4 ns (@ 1 second pace) PPS risingedges get alignedagain

  4. CLBv2 + Octopus + PMT-Base • Vincent tested I2C communication for each PMT-Base connector on Octopus large/small. • All okay! Although… • … a timing issue is yet to be understood! • Test done with 4 bases at a time, hence 4 ID’s and other channels I2c-error

  5. Clock stability tests (cooperate with VU) 10 MHz reference PPS Other data generators Other data generators 200 mbps Measure long term stability 62.5 MHz PPS

  6. Actual asymmetry measurement using WR(measure one of the unknown calibration parameters) KC705+SoftPLL KC705+SoftPLL t1 t2 DRXS DTXM t4 t3 DTXS DRXM WR slave WR master • Two measurements on the EDFAs in the node • Get hands-on experience KC705+SoftPLL KC705+SoftPLL t1 t2 DRXS DTXM t4 t3 DTXS DRXM WR slave WR master

  7. CLBv2 EMI • EMScan: • EHX-42 150kHz-4GHz EMC/EMI problems diagnostic tool • Ordered ½ March • Lead time 4-6 weeks • => Expected beginning of May

More Related