1 / 19

Finite Settling Time Design

Finite Settling Time Design. Outline. • Finite settling for DT systems. • Finite settling time controllers. • Deadbeat controllers. • Example. • Inter-sample behavior. Finite Settling Time. • CT systems: asymptotically (infinite time) settle at the desired output.

sibyl
Download Presentation

Finite Settling Time Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Finite Settling Time Design

  2. Outline • Finite settling for DT systems. • Finite settling time controllers. • Deadbeat controllers. • Example. • Inter-sample behavior.

  3. Finite Settling Time • CT systems: asymptotically (infinite time) settle at the desired output. • DT systems: can settle at the reference output after a finite interval then follow it exactly. • Finite settling time designs may exhibit undesirable inter-sample behavior and must be carefully checked before implementation. • Use a synthesis approach to obtain the desired controller for finite settling time.

  4. Block Diagram for FiniteSettling Time Design

  5. Reference Input • Examine the general z-transform of a standard reference input.

  6. Select Error • Assume zero error after m sampling periods and the error = N(z) • Thus, a unit step must be tracked perfectly starting at the first sampling point, a ramp at the second, and so on.

  7. Controller • Solve for the controller C(z)

  8. Dead beat control • In discrete-time, the dead beat control problem consists of finding what input signal must be applied to a system in order to bring the output to the steady state in the smallest number of time steps. • For an Nth-order linear system it can be shown that this minimum number of steps will be at most N. The solution is to apply feedback such that all poles of the closed-loop transfer function are at the origin of the z-plane. Therefore the linear case is easy to solve. By extension, a closed loop transfer function which has all poles of the transfer function at the origin is sometimes called a dead beat transfer function

  9. The deadbeat response has the following characteristics • Zero steady-state error. • Minimum rise time. • Minimum settling time. • Less than 2% overshoot/undershoot

  10. Deadbeat Controller • Zeros of the transfer function become poles of the controller C(z) unless they cancel with a pole at z = 1. • GZAS(z) zeros must be inside the unit circle.

  11. Example 6.13 Design a deadbeat controller with T = 0.1 s for the 1-D.O.F. robot with unity moment of inertia neglecting gravity and friction.

  12. System Model Equation of motion (neglect gravity and friction) Plant transfer function z-transfer function of plant, DAC, ADC

  13. Deadbeat Control Large gain may saturate DAC. • Controller causes inter-sample oscillations. • Controller is much worse than the error at the sampling points would indicate.

  14. Block diagram for finite settling timedesign with analog output.

  15. Analog Output • Use transfer function of ZOH. • Use block diagram manipulation.

  16. Inter-sample Output

  17. Inter-sample oscillations withdeadbeat control.

  18. Limitations of deadbeat control 1- Minimum phase transfer function GZAS(z) (i.e. all zeros inside the unit circle), since its zeros are controller poles. 2-Controller may require excessively high gains that cause DAC saturation. 3-Intersample oscillations of system analog output. Lesson from finite settling time designs: Check analog output of digital control system for satisfactory intersample behavior.

  19. HW # 5 P. 6.6, P 6.8, P 6.13

More Related